Top-down methodology based low-dropout regulator design using Verilog-A

Chia Cheng Pao, Yan Chih Chen, Chien-Hung Tsai

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

This paper presents a top-down design methodology, which adopts the analog modeling methodology and mixed-level simulation strategy together, for low-dropout regulators (LDO) with low ESR output capacitor. The proposed methodology helps designers to verify the sub-block specifications before designing transistors and reduce design iterations, benefiting cost optimization. All the macro-models are developed in Verilog-A under a Cadence Spectre platform and used in the design flow. A design case implemented in TSMC 0.35μm CMOS technology is presented that shows how this methodology supports system design. Simulation and measurement results expose high similarity, making it a useful and efficient way for LDO design.

Original languageEnglish
Title of host publicationProceedings - 2014 IEEE 12th International Conference on Solid-State and Integrated Circuit Technology, ICSICT 2014
EditorsJia Zhou, Ting-Ao Tang
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9781479932962
DOIs
Publication statusPublished - 2014 Jan 23
Event2014 12th IEEE International Conference on Solid-State and Integrated Circuit Technology, ICSICT 2014 - Guilin, China
Duration: 2014 Oct 282014 Oct 31

Publication series

NameProceedings - 2014 IEEE 12th International Conference on Solid-State and Integrated Circuit Technology, ICSICT 2014

Other

Other2014 12th IEEE International Conference on Solid-State and Integrated Circuit Technology, ICSICT 2014
CountryChina
CityGuilin
Period14-10-2814-10-31

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture
  • Electrical and Electronic Engineering
  • Computer Science Applications

Fingerprint Dive into the research topics of 'Top-down methodology based low-dropout regulator design using Verilog-A'. Together they form a unique fingerprint.

  • Cite this

    Pao, C. C., Chen, Y. C., & Tsai, C-H. (2014). Top-down methodology based low-dropout regulator design using Verilog-A. In J. Zhou, & T-A. Tang (Eds.), Proceedings - 2014 IEEE 12th International Conference on Solid-State and Integrated Circuit Technology, ICSICT 2014 [7021500] (Proceedings - 2014 IEEE 12th International Conference on Solid-State and Integrated Circuit Technology, ICSICT 2014). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ICSICT.2014.7021500