Topological cell compaction via transistor rotation

L. Y. Wang, Y. T. Lai, B. D. Liu

Research output: Contribution to conferencePaper

Abstract

In this paper we propose a new algorithm for layout compaction by modifying the topology of a given layout. Different from most compaction algorithms which move the components of a layout, our algorithm compacts a layout by changing the orientations of transistors. A set of operations including moving, adding, deleting, shrinking, extending, etc., can work on the wires to rebuild and compact the layout after rotating a transistor. The simulated annealing technique is adopted in our algorithm to find a near optimal solution.

Original languageEnglish
Pages909-912
Number of pages4
Publication statusPublished - 1991 Dec 1
EventChina 1991 International Conference on Circuits and Systems. Part 2 (of 2) - Shenzhen, China
Duration: 1991 Jun 161991 Jun 17

Other

OtherChina 1991 International Conference on Circuits and Systems. Part 2 (of 2)
CityShenzhen, China
Period91-06-1691-06-17

Fingerprint

Transistors
Compaction
Simulated annealing
Topology
Wire

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Cite this

Wang, L. Y., Lai, Y. T., & Liu, B. D. (1991). Topological cell compaction via transistor rotation. 909-912. Paper presented at China 1991 International Conference on Circuits and Systems. Part 2 (of 2), Shenzhen, China, .
Wang, L. Y. ; Lai, Y. T. ; Liu, B. D. / Topological cell compaction via transistor rotation. Paper presented at China 1991 International Conference on Circuits and Systems. Part 2 (of 2), Shenzhen, China, .4 p.
@conference{7bac196e132b4df7a421765897bf7b71,
title = "Topological cell compaction via transistor rotation",
abstract = "In this paper we propose a new algorithm for layout compaction by modifying the topology of a given layout. Different from most compaction algorithms which move the components of a layout, our algorithm compacts a layout by changing the orientations of transistors. A set of operations including moving, adding, deleting, shrinking, extending, etc., can work on the wires to rebuild and compact the layout after rotating a transistor. The simulated annealing technique is adopted in our algorithm to find a near optimal solution.",
author = "Wang, {L. Y.} and Lai, {Y. T.} and Liu, {B. D.}",
year = "1991",
month = "12",
day = "1",
language = "English",
pages = "909--912",
note = "China 1991 International Conference on Circuits and Systems. Part 2 (of 2) ; Conference date: 16-06-1991 Through 17-06-1991",

}

Wang, LY, Lai, YT & Liu, BD 1991, 'Topological cell compaction via transistor rotation', Paper presented at China 1991 International Conference on Circuits and Systems. Part 2 (of 2), Shenzhen, China, 91-06-16 - 91-06-17 pp. 909-912.

Topological cell compaction via transistor rotation. / Wang, L. Y.; Lai, Y. T.; Liu, B. D.

1991. 909-912 Paper presented at China 1991 International Conference on Circuits and Systems. Part 2 (of 2), Shenzhen, China, .

Research output: Contribution to conferencePaper

TY - CONF

T1 - Topological cell compaction via transistor rotation

AU - Wang, L. Y.

AU - Lai, Y. T.

AU - Liu, B. D.

PY - 1991/12/1

Y1 - 1991/12/1

N2 - In this paper we propose a new algorithm for layout compaction by modifying the topology of a given layout. Different from most compaction algorithms which move the components of a layout, our algorithm compacts a layout by changing the orientations of transistors. A set of operations including moving, adding, deleting, shrinking, extending, etc., can work on the wires to rebuild and compact the layout after rotating a transistor. The simulated annealing technique is adopted in our algorithm to find a near optimal solution.

AB - In this paper we propose a new algorithm for layout compaction by modifying the topology of a given layout. Different from most compaction algorithms which move the components of a layout, our algorithm compacts a layout by changing the orientations of transistors. A set of operations including moving, adding, deleting, shrinking, extending, etc., can work on the wires to rebuild and compact the layout after rotating a transistor. The simulated annealing technique is adopted in our algorithm to find a near optimal solution.

UR - http://www.scopus.com/inward/record.url?scp=0026262542&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0026262542&partnerID=8YFLogxK

M3 - Paper

AN - SCOPUS:0026262542

SP - 909

EP - 912

ER -

Wang LY, Lai YT, Liu BD. Topological cell compaction via transistor rotation. 1991. Paper presented at China 1991 International Conference on Circuits and Systems. Part 2 (of 2), Shenzhen, China, .