Transaction level modeling and design space exploration for SOC test architectures
- Chin Yao Chang
- , Chih Yuan Hsiao
- , Kuen-Jong Lee
- , Alan P. Su
Research output: Chapter in Book/Report/Conference proceeding › Conference contribution
2
Link opens in a new tab
Citations
(Scopus)