Variability study of silicon nanowire FETs

Yi Bo Liao, Meng-Hsueh Chiang, Keunwoo Kim, Wei-Chou Hsu

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

In this work, impact of device variability for silicon nanowire FETs is assessed and SRAM design implication is presented based on 3-D numerical simulation. Both the conventional and junctionless nanowire FETs are shown to be sensitive to structural variation whereas the former is more tolerable. Both the circular wire and non-circular wire cases for feasible SRAM design with a focus on read noise margin are included in our study.

Original languageEnglish
Title of host publicationTechnical Proceedings of the 2011 NSTI Nanotechnology Conference and Expo, NSTI-Nanotech 2011
Pages46-49
Number of pages4
Publication statusPublished - 2011 Nov 23
EventNanotechnology 2011: Electronics, Devices, Fabrication, MEMS, Fluidics and Computational - 2011 NSTI Nanotechnology Conference and Expo, NSTI-Nanotech 2011 - Boston, MA, United States
Duration: 2011 Jun 132011 Jun 16

Publication series

NameTechnical Proceedings of the 2011 NSTI Nanotechnology Conference and Expo, NSTI-Nanotech 2011
Volume2

Other

OtherNanotechnology 2011: Electronics, Devices, Fabrication, MEMS, Fluidics and Computational - 2011 NSTI Nanotechnology Conference and Expo, NSTI-Nanotech 2011
CountryUnited States
CityBoston, MA
Period11-06-1311-06-16

Fingerprint

Static random access storage
Field effect transistors
Nanowires
Wire
Silicon
Computer simulation

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Liao, Y. B., Chiang, M-H., Kim, K., & Hsu, W-C. (2011). Variability study of silicon nanowire FETs. In Technical Proceedings of the 2011 NSTI Nanotechnology Conference and Expo, NSTI-Nanotech 2011 (pp. 46-49). (Technical Proceedings of the 2011 NSTI Nanotechnology Conference and Expo, NSTI-Nanotech 2011; Vol. 2).
Liao, Yi Bo ; Chiang, Meng-Hsueh ; Kim, Keunwoo ; Hsu, Wei-Chou. / Variability study of silicon nanowire FETs. Technical Proceedings of the 2011 NSTI Nanotechnology Conference and Expo, NSTI-Nanotech 2011. 2011. pp. 46-49 (Technical Proceedings of the 2011 NSTI Nanotechnology Conference and Expo, NSTI-Nanotech 2011).
@inproceedings{bcf9b070035744f7ab0d7950ec5484ef,
title = "Variability study of silicon nanowire FETs",
abstract = "In this work, impact of device variability for silicon nanowire FETs is assessed and SRAM design implication is presented based on 3-D numerical simulation. Both the conventional and junctionless nanowire FETs are shown to be sensitive to structural variation whereas the former is more tolerable. Both the circular wire and non-circular wire cases for feasible SRAM design with a focus on read noise margin are included in our study.",
author = "Liao, {Yi Bo} and Meng-Hsueh Chiang and Keunwoo Kim and Wei-Chou Hsu",
year = "2011",
month = "11",
day = "23",
language = "English",
isbn = "9781439871393",
series = "Technical Proceedings of the 2011 NSTI Nanotechnology Conference and Expo, NSTI-Nanotech 2011",
pages = "46--49",
booktitle = "Technical Proceedings of the 2011 NSTI Nanotechnology Conference and Expo, NSTI-Nanotech 2011",

}

Liao, YB, Chiang, M-H, Kim, K & Hsu, W-C 2011, Variability study of silicon nanowire FETs. in Technical Proceedings of the 2011 NSTI Nanotechnology Conference and Expo, NSTI-Nanotech 2011. Technical Proceedings of the 2011 NSTI Nanotechnology Conference and Expo, NSTI-Nanotech 2011, vol. 2, pp. 46-49, Nanotechnology 2011: Electronics, Devices, Fabrication, MEMS, Fluidics and Computational - 2011 NSTI Nanotechnology Conference and Expo, NSTI-Nanotech 2011, Boston, MA, United States, 11-06-13.

Variability study of silicon nanowire FETs. / Liao, Yi Bo; Chiang, Meng-Hsueh; Kim, Keunwoo; Hsu, Wei-Chou.

Technical Proceedings of the 2011 NSTI Nanotechnology Conference and Expo, NSTI-Nanotech 2011. 2011. p. 46-49 (Technical Proceedings of the 2011 NSTI Nanotechnology Conference and Expo, NSTI-Nanotech 2011; Vol. 2).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Variability study of silicon nanowire FETs

AU - Liao, Yi Bo

AU - Chiang, Meng-Hsueh

AU - Kim, Keunwoo

AU - Hsu, Wei-Chou

PY - 2011/11/23

Y1 - 2011/11/23

N2 - In this work, impact of device variability for silicon nanowire FETs is assessed and SRAM design implication is presented based on 3-D numerical simulation. Both the conventional and junctionless nanowire FETs are shown to be sensitive to structural variation whereas the former is more tolerable. Both the circular wire and non-circular wire cases for feasible SRAM design with a focus on read noise margin are included in our study.

AB - In this work, impact of device variability for silicon nanowire FETs is assessed and SRAM design implication is presented based on 3-D numerical simulation. Both the conventional and junctionless nanowire FETs are shown to be sensitive to structural variation whereas the former is more tolerable. Both the circular wire and non-circular wire cases for feasible SRAM design with a focus on read noise margin are included in our study.

UR - http://www.scopus.com/inward/record.url?scp=81455140825&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=81455140825&partnerID=8YFLogxK

M3 - Conference contribution

SN - 9781439871393

T3 - Technical Proceedings of the 2011 NSTI Nanotechnology Conference and Expo, NSTI-Nanotech 2011

SP - 46

EP - 49

BT - Technical Proceedings of the 2011 NSTI Nanotechnology Conference and Expo, NSTI-Nanotech 2011

ER -

Liao YB, Chiang M-H, Kim K, Hsu W-C. Variability study of silicon nanowire FETs. In Technical Proceedings of the 2011 NSTI Nanotechnology Conference and Expo, NSTI-Nanotech 2011. 2011. p. 46-49. (Technical Proceedings of the 2011 NSTI Nanotechnology Conference and Expo, NSTI-Nanotech 2011).