Very high speed continuous sampling using matched delays

The authors describe a scheme for very high speed continuous sampling of digital data. It is based on a high speed non-continuous sampling device that uses matched data and clock delay lines. The frquency of the sample clock necessary for continuous sampling is derived, and the components needed to deskew and synchronise the latch outputs for storage in an output register are detailed.