VLSI architecture design with lower hardware cost and less memory for separable 2-D discrete wavelet transform

Ming Hwa Sheu, Ming-Der Shieh, Sheng Wel Liu

Research output: Contribution to journalConference articlepeer-review

7 Citations (Scopus)

Abstract

This paper presents an efficient architecture for 2-D image decomposition of discrete wavelet transform. Our design approach reduces the transpose storage size and hardware cost efficiently, based on the input data reuse methodology and fully parallel pipelined architecture. The main characteristics of this architecture include: (1) lower hardware cost; (2) smaller transpose storage size; (3) shorter latency; (4) suitable VLSI implementation. Finally, all components in our architecture are simulated based on the accuracy requirement and realized as a single chip physically. The chip area is about 7600*8400 um2 and its working frequency is 25 MHz.

Original languageEnglish
JournalProceedings - IEEE International Symposium on Circuits and Systems
Volume5
Publication statusPublished - 1998 Jan 1
EventProceedings of the 1998 IEEE International Symposium on Circuits and Systems, ISCAS. Part 5 (of 6) - Monterey, CA, USA
Duration: 1998 May 311998 Jun 3

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'VLSI architecture design with lower hardware cost and less memory for separable 2-D discrete wavelet transform'. Together they form a unique fingerprint.

Cite this