VLSI architecture exploration for sliding-window Log-map decoders

Chien Ming Wu, Ming Der Shieh, Chien Hsing Wu, Ying Tsung Hwang, Jun Hong Chen, Hsin Fu Lo

Research output: Contribution to journalConference article

Abstract

Investigation of efficient iterative decoder realizations is particularly important because the underlying decoding algorithms usually lead to very complicated implementation. This paper describes a VLSI architectural design and analysis of sliding-window Log-MAP decoders in terms of a set of parameters. The derived mathematical representations can be applied to construct a variety of VLSI architectures for different applications. Based on our development, a sliding-window Log-MAP decoder complying with the specification of third-generation mobile cellular systems is realized to demonstrate the performance trade-offs among latency, average decoding rate, area/computation complexity, and memory power consumption. This work thus provides useful and general information on practical implementation of SW-Log-MAP decoders.

Original languageEnglish
Pages (from-to)II513-II516
JournalProceedings - IEEE International Symposium on Circuits and Systems
Volume2
Publication statusPublished - 2004 Sep 7
Event2004 IEEE International Symposium on Circuits and Systems - Proceedings - Vancouver, BC, Canada
Duration: 2004 May 232004 May 26

Fingerprint

Decoding
Architectural design
Electric power utilization
Specifications
Data storage equipment

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

Wu, Chien Ming ; Shieh, Ming Der ; Wu, Chien Hsing ; Hwang, Ying Tsung ; Chen, Jun Hong ; Lo, Hsin Fu. / VLSI architecture exploration for sliding-window Log-map decoders. In: Proceedings - IEEE International Symposium on Circuits and Systems. 2004 ; Vol. 2. pp. II513-II516.
@article{08867c7eabc348c09db8d04905255dcd,
title = "VLSI architecture exploration for sliding-window Log-map decoders",
abstract = "Investigation of efficient iterative decoder realizations is particularly important because the underlying decoding algorithms usually lead to very complicated implementation. This paper describes a VLSI architectural design and analysis of sliding-window Log-MAP decoders in terms of a set of parameters. The derived mathematical representations can be applied to construct a variety of VLSI architectures for different applications. Based on our development, a sliding-window Log-MAP decoder complying with the specification of third-generation mobile cellular systems is realized to demonstrate the performance trade-offs among latency, average decoding rate, area/computation complexity, and memory power consumption. This work thus provides useful and general information on practical implementation of SW-Log-MAP decoders.",
author = "Wu, {Chien Ming} and Shieh, {Ming Der} and Wu, {Chien Hsing} and Hwang, {Ying Tsung} and Chen, {Jun Hong} and Lo, {Hsin Fu}",
year = "2004",
month = "9",
day = "7",
language = "English",
volume = "2",
pages = "II513--II516",
journal = "Proceedings - IEEE International Symposium on Circuits and Systems",
issn = "0271-4310",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

VLSI architecture exploration for sliding-window Log-map decoders. / Wu, Chien Ming; Shieh, Ming Der; Wu, Chien Hsing; Hwang, Ying Tsung; Chen, Jun Hong; Lo, Hsin Fu.

In: Proceedings - IEEE International Symposium on Circuits and Systems, Vol. 2, 07.09.2004, p. II513-II516.

Research output: Contribution to journalConference article

TY - JOUR

T1 - VLSI architecture exploration for sliding-window Log-map decoders

AU - Wu, Chien Ming

AU - Shieh, Ming Der

AU - Wu, Chien Hsing

AU - Hwang, Ying Tsung

AU - Chen, Jun Hong

AU - Lo, Hsin Fu

PY - 2004/9/7

Y1 - 2004/9/7

N2 - Investigation of efficient iterative decoder realizations is particularly important because the underlying decoding algorithms usually lead to very complicated implementation. This paper describes a VLSI architectural design and analysis of sliding-window Log-MAP decoders in terms of a set of parameters. The derived mathematical representations can be applied to construct a variety of VLSI architectures for different applications. Based on our development, a sliding-window Log-MAP decoder complying with the specification of third-generation mobile cellular systems is realized to demonstrate the performance trade-offs among latency, average decoding rate, area/computation complexity, and memory power consumption. This work thus provides useful and general information on practical implementation of SW-Log-MAP decoders.

AB - Investigation of efficient iterative decoder realizations is particularly important because the underlying decoding algorithms usually lead to very complicated implementation. This paper describes a VLSI architectural design and analysis of sliding-window Log-MAP decoders in terms of a set of parameters. The derived mathematical representations can be applied to construct a variety of VLSI architectures for different applications. Based on our development, a sliding-window Log-MAP decoder complying with the specification of third-generation mobile cellular systems is realized to demonstrate the performance trade-offs among latency, average decoding rate, area/computation complexity, and memory power consumption. This work thus provides useful and general information on practical implementation of SW-Log-MAP decoders.

UR - http://www.scopus.com/inward/record.url?scp=4344627365&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=4344627365&partnerID=8YFLogxK

M3 - Conference article

AN - SCOPUS:4344627365

VL - 2

SP - II513-II516

JO - Proceedings - IEEE International Symposium on Circuits and Systems

JF - Proceedings - IEEE International Symposium on Circuits and Systems

SN - 0271-4310

ER -