VLSI architecture for modified frequency sensitive self-organizing neural network for image data compression

Lih-Yih Chiou, Jimmy Limqueco, M. A. Bayoumi

Research output: Contribution to conferencePaper

Abstract

We present an adaptive neural network processor for image compression based on a modified frequency-sensitive self-organization algorithm. In this algorithm updating the codevector has a complexity of O(1) and O(N) for best case and worst case situations respectively. Experiments have shown that the worst case situation occurs only at the beginning stage of the learning process. The performance improves as the learning continues. Also the utilization of learning neurons has been considerably increased compared to other algorithm. This algorithm not only achieves a near-optimal result which is comparable with Linde-Buzo-Gray (LBG), but also retains the simplicity for hardware implementation. A mixed-signal architecture is proposed for this algorithm. It consists of analog circuitry which is responsible for neutral network computation and digital circuitry for frequency updating and losers selection.

Original languageEnglish
Pages418-424
Number of pages7
Publication statusPublished - 1994 Dec 1
EventProceedings of the 1994 IEEE International Workshop VLSI Signal Processing - La Jolla, CA, USA
Duration: 1994 Oct 261994 Oct 28

Other

OtherProceedings of the 1994 IEEE International Workshop VLSI Signal Processing
CityLa Jolla, CA, USA
Period94-10-2694-10-28

Fingerprint

Data compression
Neural networks
Image compression
Neurons
Hardware
Experiments

All Science Journal Classification (ASJC) codes

  • Signal Processing

Cite this

Chiou, L-Y., Limqueco, J., & Bayoumi, M. A. (1994). VLSI architecture for modified frequency sensitive self-organizing neural network for image data compression. 418-424. Paper presented at Proceedings of the 1994 IEEE International Workshop VLSI Signal Processing, La Jolla, CA, USA, .
Chiou, Lih-Yih ; Limqueco, Jimmy ; Bayoumi, M. A. / VLSI architecture for modified frequency sensitive self-organizing neural network for image data compression. Paper presented at Proceedings of the 1994 IEEE International Workshop VLSI Signal Processing, La Jolla, CA, USA, .7 p.
@conference{9c07a55c24174299b9e8c2c5c7d3afc2,
title = "VLSI architecture for modified frequency sensitive self-organizing neural network for image data compression",
abstract = "We present an adaptive neural network processor for image compression based on a modified frequency-sensitive self-organization algorithm. In this algorithm updating the codevector has a complexity of O(1) and O(N) for best case and worst case situations respectively. Experiments have shown that the worst case situation occurs only at the beginning stage of the learning process. The performance improves as the learning continues. Also the utilization of learning neurons has been considerably increased compared to other algorithm. This algorithm not only achieves a near-optimal result which is comparable with Linde-Buzo-Gray (LBG), but also retains the simplicity for hardware implementation. A mixed-signal architecture is proposed for this algorithm. It consists of analog circuitry which is responsible for neutral network computation and digital circuitry for frequency updating and losers selection.",
author = "Lih-Yih Chiou and Jimmy Limqueco and Bayoumi, {M. A.}",
year = "1994",
month = "12",
day = "1",
language = "English",
pages = "418--424",
note = "Proceedings of the 1994 IEEE International Workshop VLSI Signal Processing ; Conference date: 26-10-1994 Through 28-10-1994",

}

Chiou, L-Y, Limqueco, J & Bayoumi, MA 1994, 'VLSI architecture for modified frequency sensitive self-organizing neural network for image data compression', Paper presented at Proceedings of the 1994 IEEE International Workshop VLSI Signal Processing, La Jolla, CA, USA, 94-10-26 - 94-10-28 pp. 418-424.

VLSI architecture for modified frequency sensitive self-organizing neural network for image data compression. / Chiou, Lih-Yih; Limqueco, Jimmy; Bayoumi, M. A.

1994. 418-424 Paper presented at Proceedings of the 1994 IEEE International Workshop VLSI Signal Processing, La Jolla, CA, USA, .

Research output: Contribution to conferencePaper

TY - CONF

T1 - VLSI architecture for modified frequency sensitive self-organizing neural network for image data compression

AU - Chiou, Lih-Yih

AU - Limqueco, Jimmy

AU - Bayoumi, M. A.

PY - 1994/12/1

Y1 - 1994/12/1

N2 - We present an adaptive neural network processor for image compression based on a modified frequency-sensitive self-organization algorithm. In this algorithm updating the codevector has a complexity of O(1) and O(N) for best case and worst case situations respectively. Experiments have shown that the worst case situation occurs only at the beginning stage of the learning process. The performance improves as the learning continues. Also the utilization of learning neurons has been considerably increased compared to other algorithm. This algorithm not only achieves a near-optimal result which is comparable with Linde-Buzo-Gray (LBG), but also retains the simplicity for hardware implementation. A mixed-signal architecture is proposed for this algorithm. It consists of analog circuitry which is responsible for neutral network computation and digital circuitry for frequency updating and losers selection.

AB - We present an adaptive neural network processor for image compression based on a modified frequency-sensitive self-organization algorithm. In this algorithm updating the codevector has a complexity of O(1) and O(N) for best case and worst case situations respectively. Experiments have shown that the worst case situation occurs only at the beginning stage of the learning process. The performance improves as the learning continues. Also the utilization of learning neurons has been considerably increased compared to other algorithm. This algorithm not only achieves a near-optimal result which is comparable with Linde-Buzo-Gray (LBG), but also retains the simplicity for hardware implementation. A mixed-signal architecture is proposed for this algorithm. It consists of analog circuitry which is responsible for neutral network computation and digital circuitry for frequency updating and losers selection.

UR - http://www.scopus.com/inward/record.url?scp=0028746808&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0028746808&partnerID=8YFLogxK

M3 - Paper

AN - SCOPUS:0028746808

SP - 418

EP - 424

ER -

Chiou L-Y, Limqueco J, Bayoumi MA. VLSI architecture for modified frequency sensitive self-organizing neural network for image data compression. 1994. Paper presented at Proceedings of the 1994 IEEE International Workshop VLSI Signal Processing, La Jolla, CA, USA, .