VLSI architecture of extended in-place path metric update for Viterbi decoders

Chien Ming Wu, Ming-Der Shieh, Chien Hsing Wu, Ming Hwa Sheu

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Citations (Scopus)

Abstract

Efficient memory management is always the key technique for successfully designing the Viterbi decoders. In this paper, a novel and efficient in-place scheduling approach of path metric update and its hardware implementation are developed to increase the equivalent memory bandwidth with limited hardware overhead. The resulting architecture has the following characteristics: (I) The whole memory call be systematically partitioned into several sets of banks and each set can be treated as a local memory of a specific add compare select (ACS) unit. (II) The interconnects between the memory banks and ACS units as well as those between adjacent ACS units an regular and simple such that it is very suitable for VLSI array implementation. Our approach can not only provide a methodology for designing high-performance Viterbi decoders, but also give the trade-off between hardware requirement and computation time for updating path metrics, especially for the convolutional code with larger memory order.

Original languageEnglish
Title of host publicationISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings
Pages206-209
Number of pages4
DOIs
Publication statusPublished - 2001 Dec 1
Event2001 IEEE International Symposium on Circuits and Systems, ISCAS 2001 - Sydney, NSW, Australia
Duration: 2001 May 62001 May 9

Publication series

NameISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings
Volume4

Other

Other2001 IEEE International Symposium on Circuits and Systems, ISCAS 2001
CountryAustralia
CitySydney, NSW
Period01-05-0601-05-09

Fingerprint

Data storage equipment
Computer hardware
Convolutional codes
Scheduling
Hardware
Bandwidth

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Wu, C. M., Shieh, M-D., Wu, C. H., & Sheu, M. H. (2001). VLSI architecture of extended in-place path metric update for Viterbi decoders. In ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings (pp. 206-209). [922208] (ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings; Vol. 4). https://doi.org/10.1109/ISCAS.2001.922208
Wu, Chien Ming ; Shieh, Ming-Der ; Wu, Chien Hsing ; Sheu, Ming Hwa. / VLSI architecture of extended in-place path metric update for Viterbi decoders. ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings. 2001. pp. 206-209 (ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings).
@inproceedings{20df8d7741264ca7b4a2121a89518982,
title = "VLSI architecture of extended in-place path metric update for Viterbi decoders",
abstract = "Efficient memory management is always the key technique for successfully designing the Viterbi decoders. In this paper, a novel and efficient in-place scheduling approach of path metric update and its hardware implementation are developed to increase the equivalent memory bandwidth with limited hardware overhead. The resulting architecture has the following characteristics: (I) The whole memory call be systematically partitioned into several sets of banks and each set can be treated as a local memory of a specific add compare select (ACS) unit. (II) The interconnects between the memory banks and ACS units as well as those between adjacent ACS units an regular and simple such that it is very suitable for VLSI array implementation. Our approach can not only provide a methodology for designing high-performance Viterbi decoders, but also give the trade-off between hardware requirement and computation time for updating path metrics, especially for the convolutional code with larger memory order.",
author = "Wu, {Chien Ming} and Ming-Der Shieh and Wu, {Chien Hsing} and Sheu, {Ming Hwa}",
year = "2001",
month = "12",
day = "1",
doi = "10.1109/ISCAS.2001.922208",
language = "English",
isbn = "0780366859",
series = "ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings",
pages = "206--209",
booktitle = "ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings",

}

Wu, CM, Shieh, M-D, Wu, CH & Sheu, MH 2001, VLSI architecture of extended in-place path metric update for Viterbi decoders. in ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings., 922208, ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings, vol. 4, pp. 206-209, 2001 IEEE International Symposium on Circuits and Systems, ISCAS 2001, Sydney, NSW, Australia, 01-05-06. https://doi.org/10.1109/ISCAS.2001.922208

VLSI architecture of extended in-place path metric update for Viterbi decoders. / Wu, Chien Ming; Shieh, Ming-Der; Wu, Chien Hsing; Sheu, Ming Hwa.

ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings. 2001. p. 206-209 922208 (ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings; Vol. 4).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - VLSI architecture of extended in-place path metric update for Viterbi decoders

AU - Wu, Chien Ming

AU - Shieh, Ming-Der

AU - Wu, Chien Hsing

AU - Sheu, Ming Hwa

PY - 2001/12/1

Y1 - 2001/12/1

N2 - Efficient memory management is always the key technique for successfully designing the Viterbi decoders. In this paper, a novel and efficient in-place scheduling approach of path metric update and its hardware implementation are developed to increase the equivalent memory bandwidth with limited hardware overhead. The resulting architecture has the following characteristics: (I) The whole memory call be systematically partitioned into several sets of banks and each set can be treated as a local memory of a specific add compare select (ACS) unit. (II) The interconnects between the memory banks and ACS units as well as those between adjacent ACS units an regular and simple such that it is very suitable for VLSI array implementation. Our approach can not only provide a methodology for designing high-performance Viterbi decoders, but also give the trade-off between hardware requirement and computation time for updating path metrics, especially for the convolutional code with larger memory order.

AB - Efficient memory management is always the key technique for successfully designing the Viterbi decoders. In this paper, a novel and efficient in-place scheduling approach of path metric update and its hardware implementation are developed to increase the equivalent memory bandwidth with limited hardware overhead. The resulting architecture has the following characteristics: (I) The whole memory call be systematically partitioned into several sets of banks and each set can be treated as a local memory of a specific add compare select (ACS) unit. (II) The interconnects between the memory banks and ACS units as well as those between adjacent ACS units an regular and simple such that it is very suitable for VLSI array implementation. Our approach can not only provide a methodology for designing high-performance Viterbi decoders, but also give the trade-off between hardware requirement and computation time for updating path metrics, especially for the convolutional code with larger memory order.

UR - http://www.scopus.com/inward/record.url?scp=20144383792&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=20144383792&partnerID=8YFLogxK

U2 - 10.1109/ISCAS.2001.922208

DO - 10.1109/ISCAS.2001.922208

M3 - Conference contribution

SN - 0780366859

SN - 9780780366855

T3 - ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings

SP - 206

EP - 209

BT - ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings

ER -

Wu CM, Shieh M-D, Wu CH, Sheu MH. VLSI architecture of extended in-place path metric update for Viterbi decoders. In ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings. 2001. p. 206-209. 922208. (ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings). https://doi.org/10.1109/ISCAS.2001.922208