VLSI architecture of fast high-radix modular multiplication for RSA cryptosystem

Che Han Wu, Ming-Der Shieh, Chien Hsing Wu, Ming Hwa Sheu, Jia Lin Sheu

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

This paper presents a high-radix modular multiplication algorithm and its corresponding VLSI architecture for RSA cryptosystem. To reduce the total number of required operations, we partition the multiplier operand into several equal-sized segments and treat each segment as a basic unit for accumulation and modulo operations. Then, the multiplication and residue calculation of each segment are performed in a pipelined fashion to increase the throughput rate. This paper also shows how to simplify the quotient estimation based on multiple-bit overlapping scanning and to reduce the logic depth in high-radix implementation. Results show that only a small lookup table is needed for quotient estimation in our development and the total operating time is smaller than that of the corresponding radix-2 implementation.

Original languageEnglish
Title of host publicationProceedings - IEEE International Symposium on Circuits and Systems
PublisherIEEE
Volume1
ISBN (Print)0780354729
Publication statusPublished - 1999
EventProceedings of the 1999 IEEE International Symposium on Circuits and Systems, ISCAS '99 - Orlando, FL, USA
Duration: 1999 May 301999 Jun 2

Other

OtherProceedings of the 1999 IEEE International Symposium on Circuits and Systems, ISCAS '99
CityOrlando, FL, USA
Period99-05-3099-06-02

Fingerprint

Cryptography
Table lookup
Throughput
Scanning

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

Wu, C. H., Shieh, M-D., Wu, C. H., Sheu, M. H., & Sheu, J. L. (1999). VLSI architecture of fast high-radix modular multiplication for RSA cryptosystem. In Proceedings - IEEE International Symposium on Circuits and Systems (Vol. 1). IEEE.
Wu, Che Han ; Shieh, Ming-Der ; Wu, Chien Hsing ; Sheu, Ming Hwa ; Sheu, Jia Lin. / VLSI architecture of fast high-radix modular multiplication for RSA cryptosystem. Proceedings - IEEE International Symposium on Circuits and Systems. Vol. 1 IEEE, 1999.
@inproceedings{1df4d71d919444f7933072d1b1d584cc,
title = "VLSI architecture of fast high-radix modular multiplication for RSA cryptosystem",
abstract = "This paper presents a high-radix modular multiplication algorithm and its corresponding VLSI architecture for RSA cryptosystem. To reduce the total number of required operations, we partition the multiplier operand into several equal-sized segments and treat each segment as a basic unit for accumulation and modulo operations. Then, the multiplication and residue calculation of each segment are performed in a pipelined fashion to increase the throughput rate. This paper also shows how to simplify the quotient estimation based on multiple-bit overlapping scanning and to reduce the logic depth in high-radix implementation. Results show that only a small lookup table is needed for quotient estimation in our development and the total operating time is smaller than that of the corresponding radix-2 implementation.",
author = "Wu, {Che Han} and Ming-Der Shieh and Wu, {Chien Hsing} and Sheu, {Ming Hwa} and Sheu, {Jia Lin}",
year = "1999",
language = "English",
isbn = "0780354729",
volume = "1",
booktitle = "Proceedings - IEEE International Symposium on Circuits and Systems",
publisher = "IEEE",

}

Wu, CH, Shieh, M-D, Wu, CH, Sheu, MH & Sheu, JL 1999, VLSI architecture of fast high-radix modular multiplication for RSA cryptosystem. in Proceedings - IEEE International Symposium on Circuits and Systems. vol. 1, IEEE, Proceedings of the 1999 IEEE International Symposium on Circuits and Systems, ISCAS '99, Orlando, FL, USA, 99-05-30.

VLSI architecture of fast high-radix modular multiplication for RSA cryptosystem. / Wu, Che Han; Shieh, Ming-Der; Wu, Chien Hsing; Sheu, Ming Hwa; Sheu, Jia Lin.

Proceedings - IEEE International Symposium on Circuits and Systems. Vol. 1 IEEE, 1999.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - VLSI architecture of fast high-radix modular multiplication for RSA cryptosystem

AU - Wu, Che Han

AU - Shieh, Ming-Der

AU - Wu, Chien Hsing

AU - Sheu, Ming Hwa

AU - Sheu, Jia Lin

PY - 1999

Y1 - 1999

N2 - This paper presents a high-radix modular multiplication algorithm and its corresponding VLSI architecture for RSA cryptosystem. To reduce the total number of required operations, we partition the multiplier operand into several equal-sized segments and treat each segment as a basic unit for accumulation and modulo operations. Then, the multiplication and residue calculation of each segment are performed in a pipelined fashion to increase the throughput rate. This paper also shows how to simplify the quotient estimation based on multiple-bit overlapping scanning and to reduce the logic depth in high-radix implementation. Results show that only a small lookup table is needed for quotient estimation in our development and the total operating time is smaller than that of the corresponding radix-2 implementation.

AB - This paper presents a high-radix modular multiplication algorithm and its corresponding VLSI architecture for RSA cryptosystem. To reduce the total number of required operations, we partition the multiplier operand into several equal-sized segments and treat each segment as a basic unit for accumulation and modulo operations. Then, the multiplication and residue calculation of each segment are performed in a pipelined fashion to increase the throughput rate. This paper also shows how to simplify the quotient estimation based on multiple-bit overlapping scanning and to reduce the logic depth in high-radix implementation. Results show that only a small lookup table is needed for quotient estimation in our development and the total operating time is smaller than that of the corresponding radix-2 implementation.

UR - http://www.scopus.com/inward/record.url?scp=0032715767&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0032715767&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0032715767

SN - 0780354729

VL - 1

BT - Proceedings - IEEE International Symposium on Circuits and Systems

PB - IEEE

ER -

Wu CH, Shieh M-D, Wu CH, Sheu MH, Sheu JL. VLSI architecture of fast high-radix modular multiplication for RSA cryptosystem. In Proceedings - IEEE International Symposium on Circuits and Systems. Vol. 1. IEEE. 1999