VLSI design of area-efficient memory access architectures for quasi-cyclic LDPC codes

Ming-Der Shieh, Shih Hao Fang, Shing Chung Tang, Der Wei Yang

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

This paper proposes an area-efficient memory access architecture that merges small memory blocks into memory groups to relax the effect of peripherals in small memory blocks. An efficient algorithm is also presented to handle the additional delay elements. The proposed LDPC decoder has the lowest area complexity among related studies.

Original languageEnglish
Title of host publicationProceedings - IEEE International SOC Conference, SOCC 2011
Pages242-246
Number of pages5
DOIs
Publication statusPublished - 2011 Dec 28
Event24th IEEE International System on Chip Conference, SOCC 2011 - Taipei, Taiwan
Duration: 2011 Sep 262011 Sep 28

Publication series

NameInternational System on Chip Conference
ISSN (Print)2164-1676
ISSN (Electronic)2164-1706

Other

Other24th IEEE International System on Chip Conference, SOCC 2011
CountryTaiwan
CityTaipei
Period11-09-2611-09-28

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture
  • Control and Systems Engineering
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'VLSI design of area-efficient memory access architectures for quasi-cyclic LDPC codes'. Together they form a unique fingerprint.

Cite this