TY - GEN
T1 - Voltage-Drop Optimization Through Insertion of Extra Stripes to a Power Delivery Network
AU - Lin, Jai Ming
AU - Chen, Yu Tien
AU - Kung, Yang Tai
AU - Lin, Hao Jia
N1 - Funding Information:
(开is work was partially supported by the National Science and Technology Council Taiwan ROC under Grant No. NSTC 110-2221-E-006-208-MY3.
Publisher Copyright:
© 2023 ACM.
PY - 2023/3/26
Y1 - 2023/3/26
N2 - As the complexity increases, power delivery network (PDN) optimization becomes a more important step in a modern design. In order to construct a robust PDN, most classic PDN optimization methods focus on adjusting the dimensions of power stripes. However, this approach becomes infeasible when voltage violation regions also have severe routing congestion. Hence, this paper proposes a delicate procedure to insert additional power stripes to reduce voltage violation while maintaining routability. In the beginning, IR-drop high related regions are identified to reveal those locations which are thirsty for more currents. Then, we solve a minimum-cost flow problem to find the topologies of power delivery paths (PDPs) from power sources to these regions and determine the widths of edges in each PDP so that enough currents can be provided to these regions. Moreover, vertical power stripes (VPSs for short) are inserted to the locations which have less routing congestion and severe voltage violations by the dynamic programming to reduce a probability to deteriorate routability. Finally, more wires will be inserted to IR-drop high related regions if there still exist voltage violations. Experimental results show that our method can use much less routing resource and induce less routing congestion to meet IR-drop constraint in industry designs.
AB - As the complexity increases, power delivery network (PDN) optimization becomes a more important step in a modern design. In order to construct a robust PDN, most classic PDN optimization methods focus on adjusting the dimensions of power stripes. However, this approach becomes infeasible when voltage violation regions also have severe routing congestion. Hence, this paper proposes a delicate procedure to insert additional power stripes to reduce voltage violation while maintaining routability. In the beginning, IR-drop high related regions are identified to reveal those locations which are thirsty for more currents. Then, we solve a minimum-cost flow problem to find the topologies of power delivery paths (PDPs) from power sources to these regions and determine the widths of edges in each PDP so that enough currents can be provided to these regions. Moreover, vertical power stripes (VPSs for short) are inserted to the locations which have less routing congestion and severe voltage violations by the dynamic programming to reduce a probability to deteriorate routability. Finally, more wires will be inserted to IR-drop high related regions if there still exist voltage violations. Experimental results show that our method can use much less routing resource and induce less routing congestion to meet IR-drop constraint in industry designs.
UR - http://www.scopus.com/inward/record.url?scp=85151519245&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=85151519245&partnerID=8YFLogxK
U2 - 10.1145/3569052.3571870
DO - 10.1145/3569052.3571870
M3 - Conference contribution
AN - SCOPUS:85151519245
T3 - Proceedings of the International Symposium on Physical Design
SP - 35
EP - 43
BT - ISPD 2023 - Proceedings of the 2023 International Symposium on Physical Design
PB - Association for Computing Machinery
T2 - 32nd ACM International Symposium on Physical Design, ISPD 2023
Y2 - 26 March 2023 through 29 March 2023
ER -