Wave-pipelining: A tutorial and research survey

Wayne P. Burleson; Maciej Ciesielski; Fabian Klass; Wentai Liu

doi:10.1109/92.711317

Wave-pipelining: A tutorial and research survey

Wayne P. Burleson, Maciej Ciesielski, Fabian Klass, Wentai Liu

Department of Biomedical Engineering

Research output: Contribution to journal › Review article › peer-review

194 Citations (Scopus)

Abstract

Wave-pipelining is a method of high-performance circuit design which implements pipelining in logic without the use of intermediate latches or registers. The combination of high-performance integrated circuit (IC) technologies, pipelined architectures, and sophisticated computer-aided design (CAD) tools has converted wave-pipelining from a theoretical oddity into a realistic, although challenging, VLSI design method. This paper presents a tutorial of the principles of wave-pipelining and a survey of wave-pipelined VLSI chips and CAD tools for the synthesis and analysis of wave-pipelined circuits.

Original language	English
Pages (from-to)	464-474
Number of pages	11
Journal	IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume	6
Issue number	3
DOIs	https://doi.org/10.1109/92.711317
Publication status	Published - 1998

All Science Journal Classification (ASJC) codes

Software
Hardware and Architecture
Electrical and Electronic Engineering

Access to Document

10.1109/92.711317

Cite this

@article{a54284d74b0a4ae4851aca4dbde7f081,

title = "Wave-pipelining: A tutorial and research survey",

abstract = "Wave-pipelining is a method of high-performance circuit design which implements pipelining in logic without the use of intermediate latches or registers. The combination of high-performance integrated circuit (IC) technologies, pipelined architectures, and sophisticated computer-aided design (CAD) tools has converted wave-pipelining from a theoretical oddity into a realistic, although challenging, VLSI design method. This paper presents a tutorial of the principles of wave-pipelining and a survey of wave-pipelined VLSI chips and CAD tools for the synthesis and analysis of wave-pipelined circuits.",

author = "Burleson, {Wayne P.} and Maciej Ciesielski and Fabian Klass and Wentai Liu",

year = "1998",

doi = "10.1109/92.711317",

language = "English",

volume = "6",

pages = "464--474",

journal = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",

issn = "1063-8210",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "3",

}

TY - JOUR

T1 - Wave-pipelining

T2 - A tutorial and research survey

AU - Burleson, Wayne P.

AU - Ciesielski, Maciej

AU - Klass, Fabian

AU - Liu, Wentai

PY - 1998

Y1 - 1998

N2 - Wave-pipelining is a method of high-performance circuit design which implements pipelining in logic without the use of intermediate latches or registers. The combination of high-performance integrated circuit (IC) technologies, pipelined architectures, and sophisticated computer-aided design (CAD) tools has converted wave-pipelining from a theoretical oddity into a realistic, although challenging, VLSI design method. This paper presents a tutorial of the principles of wave-pipelining and a survey of wave-pipelined VLSI chips and CAD tools for the synthesis and analysis of wave-pipelined circuits.

AB - Wave-pipelining is a method of high-performance circuit design which implements pipelining in logic without the use of intermediate latches or registers. The combination of high-performance integrated circuit (IC) technologies, pipelined architectures, and sophisticated computer-aided design (CAD) tools has converted wave-pipelining from a theoretical oddity into a realistic, although challenging, VLSI design method. This paper presents a tutorial of the principles of wave-pipelining and a survey of wave-pipelined VLSI chips and CAD tools for the synthesis and analysis of wave-pipelined circuits.

UR - http://www.scopus.com/inward/record.url?scp=0032164772&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0032164772&partnerID=8YFLogxK

U2 - 10.1109/92.711317

DO - 10.1109/92.711317

M3 - Review article

AN - SCOPUS:0032164772

SN - 1063-8210

VL - 6

SP - 464

EP - 474

JO - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

JF - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

IS - 3

ER -

Wave-pipelining: A tutorial and research survey

Abstract

All Science Journal Classification (ASJC) codes

Access to Document

Other files and links

Fingerprint

Cite this