Window architecture for deblocking filter in H.264/AVC

Chung Ming Chen, Jian Ping Zeng, Chung-Ho Chen, Chao Tang Yu, Yu Pin Chang

Research output: Chapter in Book/Report/Conference proceedingConference contribution

4 Citations (Scopus)

Abstract

In this paper, we study and analyze the computational complexity of deblocking filter in H.264/AVC baseline decoder based on SimpleScalar/ARM simulator. The simulation result shows that the memory reference, content activity check operations and filter operations are known to be very time consuming in the decoder of this new video coding standard. In order to improve overall system performance, we propose a window processing approach with efficient VLSI architecture which simultaneously processes the horizontal filtering of vertical edge and vertical filtering of horizontal edge. As a result, the processing capability of the proposed architecture is very appropriate for real-time deblocking of high-definition television (HDTV, 1920×1080 pixels/frame, 60 frames/s video signals) video operation at 60MHz. Moreover, the memory and system performance of our proposal significantly outperforms the previous designs as shown in result section.

Original languageEnglish
Title of host publicationSixth IEEE International Symposium on Signal Processing and Information Technology, ISSPIT 2006
Pages338-342
Number of pages5
DOIs
Publication statusPublished - 2007 Dec 1

Publication series

NameSixth IEEE International Symposium on Signal Processing and Information Technology, ISSPIT

Fingerprint

High definition television
Data storage equipment
Processing
Image coding
Computational complexity
Simulators
Pixels

All Science Journal Classification (ASJC) codes

  • Computer Networks and Communications
  • Signal Processing
  • Software

Cite this

Chen, C. M., Zeng, J. P., Chen, C-H., Yu, C. T., & Chang, Y. P. (2007). Window architecture for deblocking filter in H.264/AVC. In Sixth IEEE International Symposium on Signal Processing and Information Technology, ISSPIT 2006 (pp. 338-342). [4042264] (Sixth IEEE International Symposium on Signal Processing and Information Technology, ISSPIT). https://doi.org/10.1109/ISSPIT.2006.270822
Chen, Chung Ming ; Zeng, Jian Ping ; Chen, Chung-Ho ; Yu, Chao Tang ; Chang, Yu Pin. / Window architecture for deblocking filter in H.264/AVC. Sixth IEEE International Symposium on Signal Processing and Information Technology, ISSPIT 2006. 2007. pp. 338-342 (Sixth IEEE International Symposium on Signal Processing and Information Technology, ISSPIT).
@inproceedings{1e3c66520aee444ea53694e7538e46e0,
title = "Window architecture for deblocking filter in H.264/AVC",
abstract = "In this paper, we study and analyze the computational complexity of deblocking filter in H.264/AVC baseline decoder based on SimpleScalar/ARM simulator. The simulation result shows that the memory reference, content activity check operations and filter operations are known to be very time consuming in the decoder of this new video coding standard. In order to improve overall system performance, we propose a window processing approach with efficient VLSI architecture which simultaneously processes the horizontal filtering of vertical edge and vertical filtering of horizontal edge. As a result, the processing capability of the proposed architecture is very appropriate for real-time deblocking of high-definition television (HDTV, 1920×1080 pixels/frame, 60 frames/s video signals) video operation at 60MHz. Moreover, the memory and system performance of our proposal significantly outperforms the previous designs as shown in result section.",
author = "Chen, {Chung Ming} and Zeng, {Jian Ping} and Chung-Ho Chen and Yu, {Chao Tang} and Chang, {Yu Pin}",
year = "2007",
month = "12",
day = "1",
doi = "10.1109/ISSPIT.2006.270822",
language = "English",
isbn = "0780397541",
series = "Sixth IEEE International Symposium on Signal Processing and Information Technology, ISSPIT",
pages = "338--342",
booktitle = "Sixth IEEE International Symposium on Signal Processing and Information Technology, ISSPIT 2006",

}

Chen, CM, Zeng, JP, Chen, C-H, Yu, CT & Chang, YP 2007, Window architecture for deblocking filter in H.264/AVC. in Sixth IEEE International Symposium on Signal Processing and Information Technology, ISSPIT 2006., 4042264, Sixth IEEE International Symposium on Signal Processing and Information Technology, ISSPIT, pp. 338-342. https://doi.org/10.1109/ISSPIT.2006.270822

Window architecture for deblocking filter in H.264/AVC. / Chen, Chung Ming; Zeng, Jian Ping; Chen, Chung-Ho; Yu, Chao Tang; Chang, Yu Pin.

Sixth IEEE International Symposium on Signal Processing and Information Technology, ISSPIT 2006. 2007. p. 338-342 4042264 (Sixth IEEE International Symposium on Signal Processing and Information Technology, ISSPIT).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Window architecture for deblocking filter in H.264/AVC

AU - Chen, Chung Ming

AU - Zeng, Jian Ping

AU - Chen, Chung-Ho

AU - Yu, Chao Tang

AU - Chang, Yu Pin

PY - 2007/12/1

Y1 - 2007/12/1

N2 - In this paper, we study and analyze the computational complexity of deblocking filter in H.264/AVC baseline decoder based on SimpleScalar/ARM simulator. The simulation result shows that the memory reference, content activity check operations and filter operations are known to be very time consuming in the decoder of this new video coding standard. In order to improve overall system performance, we propose a window processing approach with efficient VLSI architecture which simultaneously processes the horizontal filtering of vertical edge and vertical filtering of horizontal edge. As a result, the processing capability of the proposed architecture is very appropriate for real-time deblocking of high-definition television (HDTV, 1920×1080 pixels/frame, 60 frames/s video signals) video operation at 60MHz. Moreover, the memory and system performance of our proposal significantly outperforms the previous designs as shown in result section.

AB - In this paper, we study and analyze the computational complexity of deblocking filter in H.264/AVC baseline decoder based on SimpleScalar/ARM simulator. The simulation result shows that the memory reference, content activity check operations and filter operations are known to be very time consuming in the decoder of this new video coding standard. In order to improve overall system performance, we propose a window processing approach with efficient VLSI architecture which simultaneously processes the horizontal filtering of vertical edge and vertical filtering of horizontal edge. As a result, the processing capability of the proposed architecture is very appropriate for real-time deblocking of high-definition television (HDTV, 1920×1080 pixels/frame, 60 frames/s video signals) video operation at 60MHz. Moreover, the memory and system performance of our proposal significantly outperforms the previous designs as shown in result section.

UR - http://www.scopus.com/inward/record.url?scp=44449135574&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=44449135574&partnerID=8YFLogxK

U2 - 10.1109/ISSPIT.2006.270822

DO - 10.1109/ISSPIT.2006.270822

M3 - Conference contribution

SN - 0780397541

SN - 9780780397545

T3 - Sixth IEEE International Symposium on Signal Processing and Information Technology, ISSPIT

SP - 338

EP - 342

BT - Sixth IEEE International Symposium on Signal Processing and Information Technology, ISSPIT 2006

ER -

Chen CM, Zeng JP, Chen C-H, Yu CT, Chang YP. Window architecture for deblocking filter in H.264/AVC. In Sixth IEEE International Symposium on Signal Processing and Information Technology, ISSPIT 2006. 2007. p. 338-342. 4042264. (Sixth IEEE International Symposium on Signal Processing and Information Technology, ISSPIT). https://doi.org/10.1109/ISSPIT.2006.270822