Windows processing for deblocking filter in H.264/AVC

Chung Ming Chen, Chung-Ho Chen, Jian Ping Zeng, Wan Chug Hsu, Chao Tang Yu

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

In this paper, we propose a window-based architecture with parallel filtering engine to accelerate the adaptive deblocking filter in H.264/AVC video coding standard. In order to improve overall system performance, we use a configurable 44×32-bit FIFO memory with a novel processing order to simultaneously process the horizontal filtering of vertical edge and vertical filtering of horizontal edge. As a result, the performance of our configurable window-based architecture with parallel engine significantly outperforms the previous designs in terms of memory references and processing cycles.

Original languageEnglish
Title of host publicationIECON 2006 - 32nd Annual Conference on IEEE Industrial Electronics
Pages3428-3433
Number of pages6
DOIs
Publication statusPublished - 2006 Dec 1
EventIECON 2006 - 32nd Annual Conference on IEEE Industrial Electronics - Paris, France
Duration: 2006 Nov 62006 Nov 10

Publication series

NameIECON Proceedings (Industrial Electronics Conference)

Other

OtherIECON 2006 - 32nd Annual Conference on IEEE Industrial Electronics
CountryFrance
CityParis
Period06-11-0606-11-10

Fingerprint

Processing
Engines
Data storage equipment
Adaptive filters
Image coding

All Science Journal Classification (ASJC) codes

  • Control and Systems Engineering
  • Electrical and Electronic Engineering

Cite this

Chen, C. M., Chen, C-H., Zeng, J. P., Hsu, W. C., & Yu, C. T. (2006). Windows processing for deblocking filter in H.264/AVC. In IECON 2006 - 32nd Annual Conference on IEEE Industrial Electronics (pp. 3428-3433). [4153458] (IECON Proceedings (Industrial Electronics Conference)). https://doi.org/10.1109/IECON.2006.347729
Chen, Chung Ming ; Chen, Chung-Ho ; Zeng, Jian Ping ; Hsu, Wan Chug ; Yu, Chao Tang. / Windows processing for deblocking filter in H.264/AVC. IECON 2006 - 32nd Annual Conference on IEEE Industrial Electronics. 2006. pp. 3428-3433 (IECON Proceedings (Industrial Electronics Conference)).
@inproceedings{970b29e839ef45dcbbbd025bb30e0453,
title = "Windows processing for deblocking filter in H.264/AVC",
abstract = "In this paper, we propose a window-based architecture with parallel filtering engine to accelerate the adaptive deblocking filter in H.264/AVC video coding standard. In order to improve overall system performance, we use a configurable 44×32-bit FIFO memory with a novel processing order to simultaneously process the horizontal filtering of vertical edge and vertical filtering of horizontal edge. As a result, the performance of our configurable window-based architecture with parallel engine significantly outperforms the previous designs in terms of memory references and processing cycles.",
author = "Chen, {Chung Ming} and Chung-Ho Chen and Zeng, {Jian Ping} and Hsu, {Wan Chug} and Yu, {Chao Tang}",
year = "2006",
month = "12",
day = "1",
doi = "10.1109/IECON.2006.347729",
language = "English",
isbn = "1424401364",
series = "IECON Proceedings (Industrial Electronics Conference)",
pages = "3428--3433",
booktitle = "IECON 2006 - 32nd Annual Conference on IEEE Industrial Electronics",

}

Chen, CM, Chen, C-H, Zeng, JP, Hsu, WC & Yu, CT 2006, Windows processing for deblocking filter in H.264/AVC. in IECON 2006 - 32nd Annual Conference on IEEE Industrial Electronics., 4153458, IECON Proceedings (Industrial Electronics Conference), pp. 3428-3433, IECON 2006 - 32nd Annual Conference on IEEE Industrial Electronics, Paris, France, 06-11-06. https://doi.org/10.1109/IECON.2006.347729

Windows processing for deblocking filter in H.264/AVC. / Chen, Chung Ming; Chen, Chung-Ho; Zeng, Jian Ping; Hsu, Wan Chug; Yu, Chao Tang.

IECON 2006 - 32nd Annual Conference on IEEE Industrial Electronics. 2006. p. 3428-3433 4153458 (IECON Proceedings (Industrial Electronics Conference)).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Windows processing for deblocking filter in H.264/AVC

AU - Chen, Chung Ming

AU - Chen, Chung-Ho

AU - Zeng, Jian Ping

AU - Hsu, Wan Chug

AU - Yu, Chao Tang

PY - 2006/12/1

Y1 - 2006/12/1

N2 - In this paper, we propose a window-based architecture with parallel filtering engine to accelerate the adaptive deblocking filter in H.264/AVC video coding standard. In order to improve overall system performance, we use a configurable 44×32-bit FIFO memory with a novel processing order to simultaneously process the horizontal filtering of vertical edge and vertical filtering of horizontal edge. As a result, the performance of our configurable window-based architecture with parallel engine significantly outperforms the previous designs in terms of memory references and processing cycles.

AB - In this paper, we propose a window-based architecture with parallel filtering engine to accelerate the adaptive deblocking filter in H.264/AVC video coding standard. In order to improve overall system performance, we use a configurable 44×32-bit FIFO memory with a novel processing order to simultaneously process the horizontal filtering of vertical edge and vertical filtering of horizontal edge. As a result, the performance of our configurable window-based architecture with parallel engine significantly outperforms the previous designs in terms of memory references and processing cycles.

UR - http://www.scopus.com/inward/record.url?scp=50249116832&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=50249116832&partnerID=8YFLogxK

U2 - 10.1109/IECON.2006.347729

DO - 10.1109/IECON.2006.347729

M3 - Conference contribution

AN - SCOPUS:50249116832

SN - 1424401364

SN - 9781424401369

T3 - IECON Proceedings (Industrial Electronics Conference)

SP - 3428

EP - 3433

BT - IECON 2006 - 32nd Annual Conference on IEEE Industrial Electronics

ER -

Chen CM, Chen C-H, Zeng JP, Hsu WC, Yu CT. Windows processing for deblocking filter in H.264/AVC. In IECON 2006 - 32nd Annual Conference on IEEE Industrial Electronics. 2006. p. 3428-3433. 4153458. (IECON Proceedings (Industrial Electronics Conference)). https://doi.org/10.1109/IECON.2006.347729