Skip to main navigation Skip to search Skip to main content

卷積神經網路之硬體加速器設計

Translated title of the thesis: Hardware Accelerator Design for Convolutional Neural Networks
  • 鄭 傑升

Student thesis: Master's Thesis

Date of Award2019
Original languageChinese
SupervisorWen-Long Chin (Supervisor)

Cite this

'