Skip to main navigation
Skip to search
Skip to main content
English
中文
Home
Profiles
Research Units
Research output
Projects
Student theses
Equipment
Activities
Search by expertise, name or affiliation
An 11-Bit 20-MS/s Wide Input Range Successive-Approximation Analog-to-Digital Converter
羅 文佳
Student thesis
:
Master's Thesis
Abstract
Date of Award
2019
Original language
English
Supervisor
Soon-Jyh Chang
(Supervisor)
Cite this
Standard
An 11-Bit 20-MS/s Wide Input Range Successive-Approximation Analog-to-Digital Converter
文佳, 羅. (Author).
2019
Student thesis
:
Master's Thesis