A 0.07mm2 210mW Single-1.1V-Supply 14-bit 10GS/s DAC with Concentric Parallelogram Routing and Output Impedance Compensation

Hung Yi Huang, Tai Haur Kuo

研究成果: Conference contribution

摘要

A DAC with small-size non-cascoded current cells is proposed to achieve small area, low power, high linearity, and wide bandwidth. The proposed concentric parallelogram routing (CPR) reduces mismatch and timing skew among cells. In addition, the proposed output impedance compensation (OIC) remedies the insufficient output impedance of the noncascoded current cells. The DAC, implemented in 28nm CMOS process, achieves \gt64 dB SFDR over the entire Nyquist bandwidth at 10GS/s while consuming 210mW from a single 1.1V supply. Compared with other state-of-the-art CMOS DACs with resolutions higher than 10bit and Nyquist bandwidths over 3.4GHz, this DAC has an active area of only 0.07mm2 less than 1/12 of the others and the best performance for a commonly-used figure-of-merit (FoM).

原文English
主出版物標題2019 Symposium on VLSI Circuits, VLSI Circuits 2019 - Digest of Technical Papers
發行者Institute of Electrical and Electronics Engineers Inc.
頁面C136-C137
ISBN(電子)9784863487185
DOIs
出版狀態Published - 2019 六月
事件33rd Symposium on VLSI Circuits, VLSI Circuits 2019 - Kyoto, Japan
持續時間: 2019 六月 92019 六月 14

出版系列

名字IEEE Symposium on VLSI Circuits, Digest of Technical Papers
2019-June

Conference

Conference33rd Symposium on VLSI Circuits, VLSI Circuits 2019
國家Japan
城市Kyoto
期間19-06-0919-06-14

指紋

Bandwidth
Compensation and Redress

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

引用此文

Huang, H. Y., & Kuo, T. H. (2019). A 0.07mm2 210mW Single-1.1V-Supply 14-bit 10GS/s DAC with Concentric Parallelogram Routing and Output Impedance Compensation. 於 2019 Symposium on VLSI Circuits, VLSI Circuits 2019 - Digest of Technical Papers (頁 C136-C137). [8778067] (IEEE Symposium on VLSI Circuits, Digest of Technical Papers; 卷 2019-June). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.23919/VLSIC.2019.8778067
Huang, Hung Yi ; Kuo, Tai Haur. / A 0.07mm2 210mW Single-1.1V-Supply 14-bit 10GS/s DAC with Concentric Parallelogram Routing and Output Impedance Compensation. 2019 Symposium on VLSI Circuits, VLSI Circuits 2019 - Digest of Technical Papers. Institute of Electrical and Electronics Engineers Inc., 2019. 頁 C136-C137 (IEEE Symposium on VLSI Circuits, Digest of Technical Papers).
@inproceedings{bee901920df340a8ad18890e58b336be,
title = "A 0.07mm2 210mW Single-1.1V-Supply 14-bit 10GS/s DAC with Concentric Parallelogram Routing and Output Impedance Compensation",
abstract = "A DAC with small-size non-cascoded current cells is proposed to achieve small area, low power, high linearity, and wide bandwidth. The proposed concentric parallelogram routing (CPR) reduces mismatch and timing skew among cells. In addition, the proposed output impedance compensation (OIC) remedies the insufficient output impedance of the noncascoded current cells. The DAC, implemented in 28nm CMOS process, achieves \gt64 dB SFDR over the entire Nyquist bandwidth at 10GS/s while consuming 210mW from a single 1.1V supply. Compared with other state-of-the-art CMOS DACs with resolutions higher than 10bit and Nyquist bandwidths over 3.4GHz, this DAC has an active area of only 0.07mm2 less than 1/12 of the others and the best performance for a commonly-used figure-of-merit (FoM).",
author = "Huang, {Hung Yi} and Kuo, {Tai Haur}",
year = "2019",
month = "6",
doi = "10.23919/VLSIC.2019.8778067",
language = "English",
series = "IEEE Symposium on VLSI Circuits, Digest of Technical Papers",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
pages = "C136--C137",
booktitle = "2019 Symposium on VLSI Circuits, VLSI Circuits 2019 - Digest of Technical Papers",
address = "United States",

}

Huang, HY & Kuo, TH 2019, A 0.07mm2 210mW Single-1.1V-Supply 14-bit 10GS/s DAC with Concentric Parallelogram Routing and Output Impedance Compensation. 於 2019 Symposium on VLSI Circuits, VLSI Circuits 2019 - Digest of Technical Papers., 8778067, IEEE Symposium on VLSI Circuits, Digest of Technical Papers, 卷 2019-June, Institute of Electrical and Electronics Engineers Inc., 頁 C136-C137, 33rd Symposium on VLSI Circuits, VLSI Circuits 2019, Kyoto, Japan, 19-06-09. https://doi.org/10.23919/VLSIC.2019.8778067

A 0.07mm2 210mW Single-1.1V-Supply 14-bit 10GS/s DAC with Concentric Parallelogram Routing and Output Impedance Compensation. / Huang, Hung Yi; Kuo, Tai Haur.

2019 Symposium on VLSI Circuits, VLSI Circuits 2019 - Digest of Technical Papers. Institute of Electrical and Electronics Engineers Inc., 2019. p. C136-C137 8778067 (IEEE Symposium on VLSI Circuits, Digest of Technical Papers; 卷 2019-June).

研究成果: Conference contribution

TY - GEN

T1 - A 0.07mm2 210mW Single-1.1V-Supply 14-bit 10GS/s DAC with Concentric Parallelogram Routing and Output Impedance Compensation

AU - Huang, Hung Yi

AU - Kuo, Tai Haur

PY - 2019/6

Y1 - 2019/6

N2 - A DAC with small-size non-cascoded current cells is proposed to achieve small area, low power, high linearity, and wide bandwidth. The proposed concentric parallelogram routing (CPR) reduces mismatch and timing skew among cells. In addition, the proposed output impedance compensation (OIC) remedies the insufficient output impedance of the noncascoded current cells. The DAC, implemented in 28nm CMOS process, achieves \gt64 dB SFDR over the entire Nyquist bandwidth at 10GS/s while consuming 210mW from a single 1.1V supply. Compared with other state-of-the-art CMOS DACs with resolutions higher than 10bit and Nyquist bandwidths over 3.4GHz, this DAC has an active area of only 0.07mm2 less than 1/12 of the others and the best performance for a commonly-used figure-of-merit (FoM).

AB - A DAC with small-size non-cascoded current cells is proposed to achieve small area, low power, high linearity, and wide bandwidth. The proposed concentric parallelogram routing (CPR) reduces mismatch and timing skew among cells. In addition, the proposed output impedance compensation (OIC) remedies the insufficient output impedance of the noncascoded current cells. The DAC, implemented in 28nm CMOS process, achieves \gt64 dB SFDR over the entire Nyquist bandwidth at 10GS/s while consuming 210mW from a single 1.1V supply. Compared with other state-of-the-art CMOS DACs with resolutions higher than 10bit and Nyquist bandwidths over 3.4GHz, this DAC has an active area of only 0.07mm2 less than 1/12 of the others and the best performance for a commonly-used figure-of-merit (FoM).

UR - http://www.scopus.com/inward/record.url?scp=85073900163&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85073900163&partnerID=8YFLogxK

U2 - 10.23919/VLSIC.2019.8778067

DO - 10.23919/VLSIC.2019.8778067

M3 - Conference contribution

AN - SCOPUS:85073900163

T3 - IEEE Symposium on VLSI Circuits, Digest of Technical Papers

SP - C136-C137

BT - 2019 Symposium on VLSI Circuits, VLSI Circuits 2019 - Digest of Technical Papers

PB - Institute of Electrical and Electronics Engineers Inc.

ER -

Huang HY, Kuo TH. A 0.07mm2 210mW Single-1.1V-Supply 14-bit 10GS/s DAC with Concentric Parallelogram Routing and Output Impedance Compensation. 於 2019 Symposium on VLSI Circuits, VLSI Circuits 2019 - Digest of Technical Papers. Institute of Electrical and Electronics Engineers Inc. 2019. p. C136-C137. 8778067. (IEEE Symposium on VLSI Circuits, Digest of Technical Papers). https://doi.org/10.23919/VLSIC.2019.8778067