A 0.07mm2 210mW Single-1.1V-Supply 14-bit 10GS/s DAC with Concentric Parallelogram Routing and Output Impedance Compensation

Hung Yi Huang, Tai Haur Kuo

研究成果: Conference contribution

1 引文 斯高帕斯(Scopus)

摘要

A DAC with small-size non-cascoded current cells is proposed to achieve small area, low power, high linearity, and wide bandwidth. The proposed concentric parallelogram routing (CPR) reduces mismatch and timing skew among cells. In addition, the proposed output impedance compensation (OIC) remedies the insufficient output impedance of the noncascoded current cells. The DAC, implemented in 28nm CMOS process, achieves \gt64 dB SFDR over the entire Nyquist bandwidth at 10GS/s while consuming 210mW from a single 1.1V supply. Compared with other state-of-the-art CMOS DACs with resolutions higher than 10bit and Nyquist bandwidths over 3.4GHz, this DAC has an active area of only 0.07mm2 less than 1/12 of the others and the best performance for a commonly-used figure-of-merit (FoM).

原文English
主出版物標題2019 Symposium on VLSI Circuits, VLSI Circuits 2019 - Digest of Technical Papers
發行者Institute of Electrical and Electronics Engineers Inc.
頁面C136-C137
ISBN(電子)9784863487185
DOIs
出版狀態Published - 2019 六月
事件33rd Symposium on VLSI Circuits, VLSI Circuits 2019 - Kyoto, Japan
持續時間: 2019 六月 92019 六月 14

出版系列

名字IEEE Symposium on VLSI Circuits, Digest of Technical Papers
2019-June

Conference

Conference33rd Symposium on VLSI Circuits, VLSI Circuits 2019
國家Japan
城市Kyoto
期間19-06-0919-06-14

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

指紋 深入研究「A 0.07mm<sup>2</sup> 210mW Single-1.1V-Supply 14-bit 10GS/s DAC with Concentric Parallelogram Routing and Output Impedance Compensation」主題。共同形成了獨特的指紋。

引用此