TY - GEN
T1 - A 0.82mW 14b 130MS/S Pipelined-SAR ADC With a Distributed Averaging Correlated Level Shifting (DACLS) Ringamp and Bypass-Window Backend
AU - Wang, Jia Ching
AU - Kuo, Tai Haur
N1 - Funding Information:
The authors would like to acknowledge the chip fabrication support provided by Taiwan Semiconductor Research Institute (TSRI), Taiwan.
Publisher Copyright:
© 2022 IEEE.
PY - 2022
Y1 - 2022
N2 - To fulfill upcoming communication specifications, it has become popular recently to employ pipelined-SAR architectures, incorporating residue amplifiers (RA) to achieve high resolution, wide bandwidth, and low-power ADCs [1, 2]. Hence, the RA design plays an important role in the ADCs. In this work, a distributed averaging correlated level shifting (DACLS) ringamp is proposed to not only enhance the resolution by reducing the RA gain error, but also extend the bandwidth by minimizing the RA output load compared to prior arts [2 - 4]. In addition, a customized bypass-window backend for the last pipeline stage is applied for power reduction.
AB - To fulfill upcoming communication specifications, it has become popular recently to employ pipelined-SAR architectures, incorporating residue amplifiers (RA) to achieve high resolution, wide bandwidth, and low-power ADCs [1, 2]. Hence, the RA design plays an important role in the ADCs. In this work, a distributed averaging correlated level shifting (DACLS) ringamp is proposed to not only enhance the resolution by reducing the RA gain error, but also extend the bandwidth by minimizing the RA output load compared to prior arts [2 - 4]. In addition, a customized bypass-window backend for the last pipeline stage is applied for power reduction.
UR - http://www.scopus.com/inward/record.url?scp=85128254000&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=85128254000&partnerID=8YFLogxK
U2 - 10.1109/ISSCC42614.2022.9731546
DO - 10.1109/ISSCC42614.2022.9731546
M3 - Conference contribution
AN - SCOPUS:85128254000
T3 - Digest of Technical Papers - IEEE International Solid-State Circuits Conference
SP - 162
EP - 164
BT - 2022 IEEE International Solid-State Circuits Conference, ISSCC 2022
PB - Institute of Electrical and Electronics Engineers Inc.
T2 - 2022 IEEE International Solid-State Circuits Conference, ISSCC 2022
Y2 - 20 February 2022 through 26 February 2022
ER -