A 1-V wideband low-power CMOS active differential power splitter for wireless communication

Shuenn Yuh Lee, Chun Cheng Lai

研究成果: Article

9 引文 (Scopus)

摘要

A 1-V wideband CMOS phase and power splitter (PPS) with an RLC network load and frequency compensation capacitor is proposed. Adopting the RLC network load and the frequency compensation capacitor, the gain and phase imbalances of the output can be improved and the wideband response can be achieved, respectively. Moreover, this architecture can not only offer high transfer power gain, but also adopts the tuning current source to overcome the power imbalance caused by process variation. An example with a differential phase condition (180°) has been designed and fabricated. Based on our measured results, in the frequency range from 3.5 to 6 GHz, the phase error is less than 7° and the power imbalance is less than 1.4 dB. For wireless local area network 802.11a applications in the frequency range from 5.15 to 5.35 GHz, the phase error is less than 0.6°, and the power imbalances are less than 0.27 dB, respectively. In addition, the transfer power gain is 9.66 dB under the power consumption of 15 mW and 1-V supply voltage. This architecture is different from the passive PPS circuit, and it has the advantages of no conversion loss and a small chip area with 0.8 mm × 0.7 mm. Compared with the conventional active PPSs, such as using the GaAs and BiCMOS process, this architecture implemented by the TSMC 0.18-μm CMOS process is competitive in cost and possesses the characteristics of low voltage and low power, and it is more easily integrated and suitable for system-on-a-chip applications.

原文English
頁(從 - 到)1593-1599
頁數7
期刊IEEE Transactions on Microwave Theory and Techniques
55
發行號8
DOIs
出版狀態Published - 2007 八月 1

指紋

wireless communication
RLC circuits
CMOS
power gain
Capacitors
phase error
broadband
Communication
capacitors
Electric potential
frequency ranges
Wireless local area networks (WLAN)
systems-on-a-chip
Electric power utilization
Tuning
local area networks
low voltage
Networks (circuits)
chips
tuning

All Science Journal Classification (ASJC) codes

  • Radiation
  • Condensed Matter Physics
  • Electrical and Electronic Engineering

引用此文

@article{12f74b3238c44c34b9e2309e428a5b1a,
title = "A 1-V wideband low-power CMOS active differential power splitter for wireless communication",
abstract = "A 1-V wideband CMOS phase and power splitter (PPS) with an RLC network load and frequency compensation capacitor is proposed. Adopting the RLC network load and the frequency compensation capacitor, the gain and phase imbalances of the output can be improved and the wideband response can be achieved, respectively. Moreover, this architecture can not only offer high transfer power gain, but also adopts the tuning current source to overcome the power imbalance caused by process variation. An example with a differential phase condition (180°) has been designed and fabricated. Based on our measured results, in the frequency range from 3.5 to 6 GHz, the phase error is less than 7° and the power imbalance is less than 1.4 dB. For wireless local area network 802.11a applications in the frequency range from 5.15 to 5.35 GHz, the phase error is less than 0.6°, and the power imbalances are less than 0.27 dB, respectively. In addition, the transfer power gain is 9.66 dB under the power consumption of 15 mW and 1-V supply voltage. This architecture is different from the passive PPS circuit, and it has the advantages of no conversion loss and a small chip area with 0.8 mm × 0.7 mm. Compared with the conventional active PPSs, such as using the GaAs and BiCMOS process, this architecture implemented by the TSMC 0.18-μm CMOS process is competitive in cost and possesses the characteristics of low voltage and low power, and it is more easily integrated and suitable for system-on-a-chip applications.",
author = "Lee, {Shuenn Yuh} and Lai, {Chun Cheng}",
year = "2007",
month = "8",
day = "1",
doi = "10.1109/TMTT.2007.901130",
language = "English",
volume = "55",
pages = "1593--1599",
journal = "IEEE Transactions on Microwave Theory and Techniques",
issn = "0018-9480",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "8",

}

TY - JOUR

T1 - A 1-V wideband low-power CMOS active differential power splitter for wireless communication

AU - Lee, Shuenn Yuh

AU - Lai, Chun Cheng

PY - 2007/8/1

Y1 - 2007/8/1

N2 - A 1-V wideband CMOS phase and power splitter (PPS) with an RLC network load and frequency compensation capacitor is proposed. Adopting the RLC network load and the frequency compensation capacitor, the gain and phase imbalances of the output can be improved and the wideband response can be achieved, respectively. Moreover, this architecture can not only offer high transfer power gain, but also adopts the tuning current source to overcome the power imbalance caused by process variation. An example with a differential phase condition (180°) has been designed and fabricated. Based on our measured results, in the frequency range from 3.5 to 6 GHz, the phase error is less than 7° and the power imbalance is less than 1.4 dB. For wireless local area network 802.11a applications in the frequency range from 5.15 to 5.35 GHz, the phase error is less than 0.6°, and the power imbalances are less than 0.27 dB, respectively. In addition, the transfer power gain is 9.66 dB under the power consumption of 15 mW and 1-V supply voltage. This architecture is different from the passive PPS circuit, and it has the advantages of no conversion loss and a small chip area with 0.8 mm × 0.7 mm. Compared with the conventional active PPSs, such as using the GaAs and BiCMOS process, this architecture implemented by the TSMC 0.18-μm CMOS process is competitive in cost and possesses the characteristics of low voltage and low power, and it is more easily integrated and suitable for system-on-a-chip applications.

AB - A 1-V wideband CMOS phase and power splitter (PPS) with an RLC network load and frequency compensation capacitor is proposed. Adopting the RLC network load and the frequency compensation capacitor, the gain and phase imbalances of the output can be improved and the wideband response can be achieved, respectively. Moreover, this architecture can not only offer high transfer power gain, but also adopts the tuning current source to overcome the power imbalance caused by process variation. An example with a differential phase condition (180°) has been designed and fabricated. Based on our measured results, in the frequency range from 3.5 to 6 GHz, the phase error is less than 7° and the power imbalance is less than 1.4 dB. For wireless local area network 802.11a applications in the frequency range from 5.15 to 5.35 GHz, the phase error is less than 0.6°, and the power imbalances are less than 0.27 dB, respectively. In addition, the transfer power gain is 9.66 dB under the power consumption of 15 mW and 1-V supply voltage. This architecture is different from the passive PPS circuit, and it has the advantages of no conversion loss and a small chip area with 0.8 mm × 0.7 mm. Compared with the conventional active PPSs, such as using the GaAs and BiCMOS process, this architecture implemented by the TSMC 0.18-μm CMOS process is competitive in cost and possesses the characteristics of low voltage and low power, and it is more easily integrated and suitable for system-on-a-chip applications.

UR - http://www.scopus.com/inward/record.url?scp=34547984900&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=34547984900&partnerID=8YFLogxK

U2 - 10.1109/TMTT.2007.901130

DO - 10.1109/TMTT.2007.901130

M3 - Article

AN - SCOPUS:34547984900

VL - 55

SP - 1593

EP - 1599

JO - IEEE Transactions on Microwave Theory and Techniques

JF - IEEE Transactions on Microwave Theory and Techniques

SN - 0018-9480

IS - 8

ER -