A 10-bit 350-MSample/s Nyquist CMOS D/A converter

Jeng Dau Chang, Hsin Hung Ou, Bin-Da Liu

研究成果: Paper同行評審

摘要

A 10-bit 350-MSample/s Nyquist CMOS digital-to-analog converter (DAC) is proposed in this paper. Segmented current steering architecture that comprises 6MSB's unary cells and 4LSB's binary-weighted cells is applied in this design. Cascoded switch structure is adopted in the current cell which increases the performance of the segmented DAC. The simulation results show that integral nonlinearity is better than +0.15 LSB and differential nonlinearity is between +0.1 LSB. SNDR better than 60dB is simulated in the interval from dc to the Nyquist frequency. The power consumption of this DAC with a single 2.5V supply is 36mW for a near-Nyquist fundamental signal at a 350-MHz update rate.

原文English
頁面621-624
頁數4
出版狀態Published - 2004 十二月 1
事件2004 IEEE Asia-Pacific Conference on Circuits and Systems, APCCAS 2004: SoC Design for Ubiquitous Information Technology - Tainan, Taiwan
持續時間: 2004 十二月 62004 十二月 9

Other

Other2004 IEEE Asia-Pacific Conference on Circuits and Systems, APCCAS 2004: SoC Design for Ubiquitous Information Technology
國家/地區Taiwan
城市Tainan
期間04-12-0604-12-09

All Science Journal Classification (ASJC) codes

  • 電氣與電子工程

指紋

深入研究「A 10-bit 350-MSample/s Nyquist CMOS D/A converter」主題。共同形成了獨特的指紋。

引用此