A 10-bit 50-MS/s SAR ADC with a monotonic capacitor switching procedure

Chun Cheng Liu, Soon Jyh Chang, Guan Ying Huang, Ying Zu Lin

研究成果: Article同行評審

981 引文 斯高帕斯(Scopus)


This paper presents a low-power 10-bit 50-MS/s successive approximation register (SAR) analog-to-digital converter (ADC) that uses a monotonic capacitor switching procedure. Compared to converters that use the conventional procedure, the average switching energy and total capacitance are reduced by about 81% and 50%, respectively. In the switching procedure, the input common-mode voltage gradually converges to ground. An improved comparator diminishes the signal-dependent offset caused by the input common-mode voltage variation. The prototype was fabricated using 0.13- μm 1P8M CMOS technology. At a 1.2-V supply and 50 MS/s, the ADC achieves an SNDR of 57.0 dB and consumes 0.826 mW, resulting in a figure of merit (FOM) of 29 fJ/conversion-step. The ADC core occupies an active area of only &195 × 265 μm2.

頁(從 - 到)731-740
期刊IEEE Journal of Solid-State Circuits
出版狀態Published - 2010 4月

All Science Journal Classification (ASJC) codes

  • 電氣與電子工程


深入研究「A 10-bit 50-MS/s SAR ADC with a monotonic capacitor switching procedure」主題。共同形成了獨特的指紋。