A 12-bit 4-kHz incremental ADC with loading-free extended counting technique

I. Jen Chao, Chia Chun Huang, Ying Cheng Wu, Bin-Da Liu, Chun Yueh Huang, Jai-Ming Lin

研究成果: Paper同行評審

4 引文 斯高帕斯(Scopus)

摘要

In this design, a low-power incremental ADC employing the loading-free architecture for the extended counting technique is proposed. The proposed topology uses a multi-bit SAR ADC to complete the extended counting conversion, but the integrator of the preceding incremental ADC is not loaded by the DAC array of the SAR ADC, which means the opamp power can be reduced. This work adopts an incremental ADC to convert the first 5-bit MSB and a synchronous SAR ADC to convert the last 7-bit LSB, and thus totally 12-bit resolution can be obtained without calibration. The proposed topology is capable of achieving high resolution, and furthermore holds the power efficient advantage of SAR ADCs. The proposed ADC is implemented in a 0.18-μm 1P6M CMOS process. Under 4-kHz input signal bandwidth and 23.07-μW power consumption, the peak signal-to-noise and distortion ratio is 69.38 dB. The active core area including clock generator occupies of 0.33 mm2.

原文English
頁面29-32
頁數4
DOIs
出版狀態Published - 2013 五月 27
事件2013 IEEE International Symposium on Next-Generation Electronics, ISNE 2013 - Kaohsiung, Taiwan
持續時間: 2013 二月 252013 二月 26

Other

Other2013 IEEE International Symposium on Next-Generation Electronics, ISNE 2013
國家Taiwan
城市Kaohsiung
期間13-02-2513-02-26

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

指紋 深入研究「A 12-bit 4-kHz incremental ADC with loading-free extended counting technique」主題。共同形成了獨特的指紋。

引用此