A 12-bit 40 nm DAC achieving SFDR > 70 dB at 1.6 GS/s and IMD <-61dB at 2.8 GS/s with DEMDRZ technique

Wei Te Lin, Hung Yi Huang, Tai-Haur Kuo

研究成果: Article

38 引文 (Scopus)

摘要

For current-steering digital-to-analog converters (DACs), a technique utilizing dynamic-element-matching and digital return-to-zero, called DEMDRZ, is proposed to simultaneously suppress the mismatch-and transient-induced nonlinearity. In doing so, the usage of small-sized current sources and switches is possible, and the spurious-free dynamic range (SFDR) and intermodulation distortion (IMD) for high signal frequencies can be improved. With the DEMDRZ technique, a 12-bit compact, low-power, high-speed, high-resolution DAC is implemented in TSMC 40 nm CMOS process. The DAC architecture, circuit, and layout designs are presented. The implemented DAC achieves 70 dB SFDR for signals over the 800 MHz Nyquist bandwidth at 1.6 GS/s and <-61 dB IMD for signals over the 1.4 GHz Nyquist bandwidth at 2.8 GS/s. Further, it dissipates 40 mW with a single 1.2 V supply. The active area of the DAC is 0.016 mm 2 , which is less than 6% of other state-of-the-art 12-bit current steering DACs. Furthermore, the implemented DAC performs best with three common figure-of-merits (FoMs).

原文English
文章編號6736139
頁(從 - 到)708-717
頁數10
期刊IEEE Journal of Solid-State Circuits
49
發行號3
DOIs
出版狀態Published - 2014 一月 1

指紋

Intermodulation distortion
Digital to analog conversion
Bandwidth
Switches
Networks (circuits)

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

引用此文

@article{f2b0a7238025440791f6b03dc72b063b,
title = "A 12-bit 40 nm DAC achieving SFDR > 70 dB at 1.6 GS/s and IMD <-61dB at 2.8 GS/s with DEMDRZ technique",
abstract = "For current-steering digital-to-analog converters (DACs), a technique utilizing dynamic-element-matching and digital return-to-zero, called DEMDRZ, is proposed to simultaneously suppress the mismatch-and transient-induced nonlinearity. In doing so, the usage of small-sized current sources and switches is possible, and the spurious-free dynamic range (SFDR) and intermodulation distortion (IMD) for high signal frequencies can be improved. With the DEMDRZ technique, a 12-bit compact, low-power, high-speed, high-resolution DAC is implemented in TSMC 40 nm CMOS process. The DAC architecture, circuit, and layout designs are presented. The implemented DAC achieves 70 dB SFDR for signals over the 800 MHz Nyquist bandwidth at 1.6 GS/s and <-61 dB IMD for signals over the 1.4 GHz Nyquist bandwidth at 2.8 GS/s. Further, it dissipates 40 mW with a single 1.2 V supply. The active area of the DAC is 0.016 mm 2 , which is less than 6{\%} of other state-of-the-art 12-bit current steering DACs. Furthermore, the implemented DAC performs best with three common figure-of-merits (FoMs).",
author = "Lin, {Wei Te} and Huang, {Hung Yi} and Tai-Haur Kuo",
year = "2014",
month = "1",
day = "1",
doi = "10.1109/JSSC.2014.2301769",
language = "English",
volume = "49",
pages = "708--717",
journal = "IEEE Journal of Solid-State Circuits",
issn = "0018-9200",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "3",

}

A 12-bit 40 nm DAC achieving SFDR > 70 dB at 1.6 GS/s and IMD <-61dB at 2.8 GS/s with DEMDRZ technique. / Lin, Wei Te; Huang, Hung Yi; Kuo, Tai-Haur.

於: IEEE Journal of Solid-State Circuits, 卷 49, 編號 3, 6736139, 01.01.2014, p. 708-717.

研究成果: Article

TY - JOUR

T1 - A 12-bit 40 nm DAC achieving SFDR > 70 dB at 1.6 GS/s and IMD <-61dB at 2.8 GS/s with DEMDRZ technique

AU - Lin, Wei Te

AU - Huang, Hung Yi

AU - Kuo, Tai-Haur

PY - 2014/1/1

Y1 - 2014/1/1

N2 - For current-steering digital-to-analog converters (DACs), a technique utilizing dynamic-element-matching and digital return-to-zero, called DEMDRZ, is proposed to simultaneously suppress the mismatch-and transient-induced nonlinearity. In doing so, the usage of small-sized current sources and switches is possible, and the spurious-free dynamic range (SFDR) and intermodulation distortion (IMD) for high signal frequencies can be improved. With the DEMDRZ technique, a 12-bit compact, low-power, high-speed, high-resolution DAC is implemented in TSMC 40 nm CMOS process. The DAC architecture, circuit, and layout designs are presented. The implemented DAC achieves 70 dB SFDR for signals over the 800 MHz Nyquist bandwidth at 1.6 GS/s and <-61 dB IMD for signals over the 1.4 GHz Nyquist bandwidth at 2.8 GS/s. Further, it dissipates 40 mW with a single 1.2 V supply. The active area of the DAC is 0.016 mm 2 , which is less than 6% of other state-of-the-art 12-bit current steering DACs. Furthermore, the implemented DAC performs best with three common figure-of-merits (FoMs).

AB - For current-steering digital-to-analog converters (DACs), a technique utilizing dynamic-element-matching and digital return-to-zero, called DEMDRZ, is proposed to simultaneously suppress the mismatch-and transient-induced nonlinearity. In doing so, the usage of small-sized current sources and switches is possible, and the spurious-free dynamic range (SFDR) and intermodulation distortion (IMD) for high signal frequencies can be improved. With the DEMDRZ technique, a 12-bit compact, low-power, high-speed, high-resolution DAC is implemented in TSMC 40 nm CMOS process. The DAC architecture, circuit, and layout designs are presented. The implemented DAC achieves 70 dB SFDR for signals over the 800 MHz Nyquist bandwidth at 1.6 GS/s and <-61 dB IMD for signals over the 1.4 GHz Nyquist bandwidth at 2.8 GS/s. Further, it dissipates 40 mW with a single 1.2 V supply. The active area of the DAC is 0.016 mm 2 , which is less than 6% of other state-of-the-art 12-bit current steering DACs. Furthermore, the implemented DAC performs best with three common figure-of-merits (FoMs).

UR - http://www.scopus.com/inward/record.url?scp=84898596534&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84898596534&partnerID=8YFLogxK

U2 - 10.1109/JSSC.2014.2301769

DO - 10.1109/JSSC.2014.2301769

M3 - Article

AN - SCOPUS:84898596534

VL - 49

SP - 708

EP - 717

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

SN - 0018-9200

IS - 3

M1 - 6736139

ER -