A 12-bit 40 nm DAC achieving SFDR > 70 dB at 1.6 GS/s and IMD <-61dB at 2.8 GS/s with DEMDRZ technique

Wei Te Lin, Hung Yi Huang, Tai Haur Kuo

研究成果: Article同行評審

51 引文 斯高帕斯(Scopus)


For current-steering digital-to-analog converters (DACs), a technique utilizing dynamic-element-matching and digital return-to-zero, called DEMDRZ, is proposed to simultaneously suppress the mismatch-and transient-induced nonlinearity. In doing so, the usage of small-sized current sources and switches is possible, and the spurious-free dynamic range (SFDR) and intermodulation distortion (IMD) for high signal frequencies can be improved. With the DEMDRZ technique, a 12-bit compact, low-power, high-speed, high-resolution DAC is implemented in TSMC 40 nm CMOS process. The DAC architecture, circuit, and layout designs are presented. The implemented DAC achieves 70 dB SFDR for signals over the 800 MHz Nyquist bandwidth at 1.6 GS/s and <-61 dB IMD for signals over the 1.4 GHz Nyquist bandwidth at 2.8 GS/s. Further, it dissipates 40 mW with a single 1.2 V supply. The active area of the DAC is 0.016 mm 2 , which is less than 6% of other state-of-the-art 12-bit current steering DACs. Furthermore, the implemented DAC performs best with three common figure-of-merits (FoMs).

頁(從 - 到)708-717
期刊IEEE Journal of Solid-State Circuits
出版狀態Published - 2014 三月

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

指紋 深入研究「A 12-bit 40 nm DAC achieving SFDR > 70 dB at 1.6 GS/s and IMD <-61dB at 2.8 GS/s with DEMDRZ technique」主題。共同形成了獨特的指紋。