A 24-GHz triple-mode programmable frequency divider in 0.13-μm CMOS technology

Y. S. Lin, C. L. Lu, Y. H. Wang

研究成果: Conference contribution

2 引文 斯高帕斯(Scopus)

摘要

This paper proposes a new topology of a millimeter-wave triple-mode programmable frequency divider. An example of its application at the working frequency of 24 GHz is also demonstrated in TSMC 0.13-μm CMOS process. It consists of a mixer, a BPF, a CML divider and three pairs of switches. Under proper control of those switches, the proposed divider can offer three division mode of 1/2, 1/3 and 1/4. The divider core consumption is simulated to be 13.5 mW under a supply voltage of 1.2 V. In divide-by-two mode, the divider works from 15 to 26 GHz and the best input sensitivity is 0.1 Vp at 16 GHz. In divide-by-three mode, the divider still works from 15 to 26 GHz but the best input sensitivity slightly shifts to 0.13 Vp at 25 GHz. In divide-by-four mode, the divider is simulated to work from 19 to 24 GHz with a maximum input sensitivity of 0.32 Vp at 22 GHz.

原文English
主出版物標題APMC 2009 - Asia Pacific Microwave Conference 2009
頁面381-384
頁數4
DOIs
出版狀態Published - 2009 十二月 1
事件Asia Pacific Microwave Conference 2009, APMC 2009 - Singapore, Singapore
持續時間: 2009 十二月 72009 十二月 10

出版系列

名字APMC 2009 - Asia Pacific Microwave Conference 2009

Other

OtherAsia Pacific Microwave Conference 2009, APMC 2009
國家/地區Singapore
城市Singapore
期間09-12-0709-12-10

All Science Journal Classification (ASJC) codes

  • 硬體和架構
  • 電氣與電子工程

指紋

深入研究「A 24-GHz triple-mode programmable frequency divider in 0.13-μm CMOS technology」主題。共同形成了獨特的指紋。

引用此