A 3D hybrid cache design for CMP architecture for data-intensive applications

Ing-Chao Lin, Jeng Nian Chiou, Yun Kae Law

研究成果: Chapter

摘要

With the advance of CMOS technology, CPU performance has been improved by increasing frequency. However, the performance improvement for a single-core processor has reached a 60bottleneck due to chip power and heat removal limitations. To overcome these problems, chip multiprocessors (CMPs) have gradually replaced single-core processors, and the number of cores in CMPs is expected to continue to grow. A processor integrating 80 cores has been demonstrated by Intel [1]. In CMP architecture, the last level cache (LLC) is shared by multicore processors and has a significant influence on performance. Therefore, as the CMP architecture has become more widely used, LLC-related research has drawn increased attention.

原文English
主出版物標題High Performance Computing for Big Data
主出版物子標題Methodologies and Applications
發行者CRC Press
頁面59-80
頁數22
ISBN(電子)9781498784009
ISBN(列印)9781498783996
DOIs
出版狀態Published - 2017 一月 1

All Science Journal Classification (ASJC) codes

  • Computer Science(all)
  • Economics, Econometrics and Finance(all)
  • Business, Management and Accounting(all)

指紋 深入研究「A 3D hybrid cache design for CMP architecture for data-intensive applications」主題。共同形成了獨特的指紋。

引用此