A 6-Bit 2-GS/s flash aanlog-to-digital converter in 0.18-μm CMOS process

Ying Zu Lin, Yen Ting Liu, Soon-Jyh Chang

研究成果: Paper

4 引文 (Scopus)

摘要

A 6-bit flash ADC is fabricated in TSMC CMOS 0.18-μm 1P6M process and supports a sampling rate up to 2 GS/s. The proposed ADC consists of a track-and-hold amplifier, a comparator array, a four-channel ROM-based 64-to-6 encoder, a multiplexer, and a clock generation and distribution system. Instead of traditional latch-based comparators used in high-speed ADCs, continuous-time comparators are employed to minimize kick-back noises and offsets. When the sampling frequency is 2 GHz, the measured SNDR is 30.01 dB at input frequency around 200 MHz. The ADC consumes 255 mW from a 1.8-V supply and occupies 1.88 × 1.92 mm2 of die area. In addition to chip implementation, an analysis on resistive averaging network in frequency domain is presented. Characteristics of averaged differential pairs related to input frequency are revealed.

原文English
頁面351-354
頁數4
DOIs
出版狀態Published - 2006 十二月 1
事件2006 IEEE Asian Solid-State Circuits Conference, ASSCC 2006 - Hangzhou, China
持續時間: 2006 十一月 132006 十一月 15

Other

Other2006 IEEE Asian Solid-State Circuits Conference, ASSCC 2006
國家China
城市Hangzhou
期間06-11-1306-11-15

指紋

Sampling
ROM
Clocks

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials

引用此文

Lin, Y. Z., Liu, Y. T., & Chang, S-J. (2006). A 6-Bit 2-GS/s flash aanlog-to-digital converter in 0.18-μm CMOS process. 351-354. 論文發表於 2006 IEEE Asian Solid-State Circuits Conference, ASSCC 2006, Hangzhou, China. https://doi.org/10.1109/ASSCC.2006.357923
Lin, Ying Zu ; Liu, Yen Ting ; Chang, Soon-Jyh. / A 6-Bit 2-GS/s flash aanlog-to-digital converter in 0.18-μm CMOS process. 論文發表於 2006 IEEE Asian Solid-State Circuits Conference, ASSCC 2006, Hangzhou, China.4 p.
@conference{373b323da553416298605a6da09d0083,
title = "A 6-Bit 2-GS/s flash aanlog-to-digital converter in 0.18-μm CMOS process",
abstract = "A 6-bit flash ADC is fabricated in TSMC CMOS 0.18-μm 1P6M process and supports a sampling rate up to 2 GS/s. The proposed ADC consists of a track-and-hold amplifier, a comparator array, a four-channel ROM-based 64-to-6 encoder, a multiplexer, and a clock generation and distribution system. Instead of traditional latch-based comparators used in high-speed ADCs, continuous-time comparators are employed to minimize kick-back noises and offsets. When the sampling frequency is 2 GHz, the measured SNDR is 30.01 dB at input frequency around 200 MHz. The ADC consumes 255 mW from a 1.8-V supply and occupies 1.88 × 1.92 mm2 of die area. In addition to chip implementation, an analysis on resistive averaging network in frequency domain is presented. Characteristics of averaged differential pairs related to input frequency are revealed.",
author = "Lin, {Ying Zu} and Liu, {Yen Ting} and Soon-Jyh Chang",
year = "2006",
month = "12",
day = "1",
doi = "10.1109/ASSCC.2006.357923",
language = "English",
pages = "351--354",
note = "2006 IEEE Asian Solid-State Circuits Conference, ASSCC 2006 ; Conference date: 13-11-2006 Through 15-11-2006",

}

Lin, YZ, Liu, YT & Chang, S-J 2006, 'A 6-Bit 2-GS/s flash aanlog-to-digital converter in 0.18-μm CMOS process', 論文發表於 2006 IEEE Asian Solid-State Circuits Conference, ASSCC 2006, Hangzhou, China, 06-11-13 - 06-11-15 頁 351-354. https://doi.org/10.1109/ASSCC.2006.357923

A 6-Bit 2-GS/s flash aanlog-to-digital converter in 0.18-μm CMOS process. / Lin, Ying Zu; Liu, Yen Ting; Chang, Soon-Jyh.

2006. 351-354 論文發表於 2006 IEEE Asian Solid-State Circuits Conference, ASSCC 2006, Hangzhou, China.

研究成果: Paper

TY - CONF

T1 - A 6-Bit 2-GS/s flash aanlog-to-digital converter in 0.18-μm CMOS process

AU - Lin, Ying Zu

AU - Liu, Yen Ting

AU - Chang, Soon-Jyh

PY - 2006/12/1

Y1 - 2006/12/1

N2 - A 6-bit flash ADC is fabricated in TSMC CMOS 0.18-μm 1P6M process and supports a sampling rate up to 2 GS/s. The proposed ADC consists of a track-and-hold amplifier, a comparator array, a four-channel ROM-based 64-to-6 encoder, a multiplexer, and a clock generation and distribution system. Instead of traditional latch-based comparators used in high-speed ADCs, continuous-time comparators are employed to minimize kick-back noises and offsets. When the sampling frequency is 2 GHz, the measured SNDR is 30.01 dB at input frequency around 200 MHz. The ADC consumes 255 mW from a 1.8-V supply and occupies 1.88 × 1.92 mm2 of die area. In addition to chip implementation, an analysis on resistive averaging network in frequency domain is presented. Characteristics of averaged differential pairs related to input frequency are revealed.

AB - A 6-bit flash ADC is fabricated in TSMC CMOS 0.18-μm 1P6M process and supports a sampling rate up to 2 GS/s. The proposed ADC consists of a track-and-hold amplifier, a comparator array, a four-channel ROM-based 64-to-6 encoder, a multiplexer, and a clock generation and distribution system. Instead of traditional latch-based comparators used in high-speed ADCs, continuous-time comparators are employed to minimize kick-back noises and offsets. When the sampling frequency is 2 GHz, the measured SNDR is 30.01 dB at input frequency around 200 MHz. The ADC consumes 255 mW from a 1.8-V supply and occupies 1.88 × 1.92 mm2 of die area. In addition to chip implementation, an analysis on resistive averaging network in frequency domain is presented. Characteristics of averaged differential pairs related to input frequency are revealed.

UR - http://www.scopus.com/inward/record.url?scp=34250889447&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=34250889447&partnerID=8YFLogxK

U2 - 10.1109/ASSCC.2006.357923

DO - 10.1109/ASSCC.2006.357923

M3 - Paper

AN - SCOPUS:34250889447

SP - 351

EP - 354

ER -

Lin YZ, Liu YT, Chang S-J. A 6-Bit 2-GS/s flash aanlog-to-digital converter in 0.18-μm CMOS process. 2006. 論文發表於 2006 IEEE Asian Solid-State Circuits Conference, ASSCC 2006, Hangzhou, China. https://doi.org/10.1109/ASSCC.2006.357923