A built-in self-diagnosis and repair design with fail pattern identification for memories

Chin Lung Su, Rei Fu Huang, Cheng Wen Wu, Kun Lun Luo, Wen Ching Wu

研究成果: Article

8 引文 (Scopus)

摘要

With the advent of deep-submicrometer VLSI technology, the capacity and performance of semiconductor memory chips is increasing drastically. This advantage also makes it harder to maintain good yield. Diagnostics and redundancy repair methodologies thus are getting more and more important for memories, including embedded ones that are popular in system chips. In this paper, we propose an efficient memory diagnosis and repair scheme based on fail-pattern identification. The proposed diagnosis scheme can distinguish among row, column, and word faults, and subsequently apply the Huffman compression method for fault syndrome compression. This approach reduces the amount of data that need to be transmitted from the chip under test to the automatic test equipment (ATE) without losing fault information. It also simplifies the analysis that has to be performed on the ATE. The proposed redundancy repair scheme is assisted by fail-pattern identification approach and a flexible redundancy structure. The area overhead for our built-in self-repair (BISR) design is reasonable. Our repair scheme uses less redundancy than other redundancy schemes under the same repair rate requirement. Experimental results show that the area overhead of the BISR design is only 4.1% for an 8 K $\times 64$ memory and is in inverse proportion to the memory size.

原文English
文章編號5593911
頁(從 - 到)2184-2194
頁數11
期刊IEEE Transactions on Very Large Scale Integration (VLSI) Systems
19
發行號12
DOIs
出版狀態Published - 2011 十二月 1

指紋

Repair
Data storage equipment
Redundancy
Semiconductor materials

All Science Journal Classification (ASJC) codes

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering

引用此文

Su, Chin Lung ; Huang, Rei Fu ; Wu, Cheng Wen ; Luo, Kun Lun ; Wu, Wen Ching. / A built-in self-diagnosis and repair design with fail pattern identification for memories. 於: IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2011 ; 卷 19, 編號 12. 頁 2184-2194.
@article{4d023da9980849ca8d18bc3f60765529,
title = "A built-in self-diagnosis and repair design with fail pattern identification for memories",
abstract = "With the advent of deep-submicrometer VLSI technology, the capacity and performance of semiconductor memory chips is increasing drastically. This advantage also makes it harder to maintain good yield. Diagnostics and redundancy repair methodologies thus are getting more and more important for memories, including embedded ones that are popular in system chips. In this paper, we propose an efficient memory diagnosis and repair scheme based on fail-pattern identification. The proposed diagnosis scheme can distinguish among row, column, and word faults, and subsequently apply the Huffman compression method for fault syndrome compression. This approach reduces the amount of data that need to be transmitted from the chip under test to the automatic test equipment (ATE) without losing fault information. It also simplifies the analysis that has to be performed on the ATE. The proposed redundancy repair scheme is assisted by fail-pattern identification approach and a flexible redundancy structure. The area overhead for our built-in self-repair (BISR) design is reasonable. Our repair scheme uses less redundancy than other redundancy schemes under the same repair rate requirement. Experimental results show that the area overhead of the BISR design is only 4.1{\%} for an 8 K $\times 64$ memory and is in inverse proportion to the memory size.",
author = "Su, {Chin Lung} and Huang, {Rei Fu} and Wu, {Cheng Wen} and Luo, {Kun Lun} and Wu, {Wen Ching}",
year = "2011",
month = "12",
day = "1",
doi = "10.1109/TVLSI.2010.2073489",
language = "English",
volume = "19",
pages = "2184--2194",
journal = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
issn = "1063-8210",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "12",

}

A built-in self-diagnosis and repair design with fail pattern identification for memories. / Su, Chin Lung; Huang, Rei Fu; Wu, Cheng Wen; Luo, Kun Lun; Wu, Wen Ching.

於: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 卷 19, 編號 12, 5593911, 01.12.2011, p. 2184-2194.

研究成果: Article

TY - JOUR

T1 - A built-in self-diagnosis and repair design with fail pattern identification for memories

AU - Su, Chin Lung

AU - Huang, Rei Fu

AU - Wu, Cheng Wen

AU - Luo, Kun Lun

AU - Wu, Wen Ching

PY - 2011/12/1

Y1 - 2011/12/1

N2 - With the advent of deep-submicrometer VLSI technology, the capacity and performance of semiconductor memory chips is increasing drastically. This advantage also makes it harder to maintain good yield. Diagnostics and redundancy repair methodologies thus are getting more and more important for memories, including embedded ones that are popular in system chips. In this paper, we propose an efficient memory diagnosis and repair scheme based on fail-pattern identification. The proposed diagnosis scheme can distinguish among row, column, and word faults, and subsequently apply the Huffman compression method for fault syndrome compression. This approach reduces the amount of data that need to be transmitted from the chip under test to the automatic test equipment (ATE) without losing fault information. It also simplifies the analysis that has to be performed on the ATE. The proposed redundancy repair scheme is assisted by fail-pattern identification approach and a flexible redundancy structure. The area overhead for our built-in self-repair (BISR) design is reasonable. Our repair scheme uses less redundancy than other redundancy schemes under the same repair rate requirement. Experimental results show that the area overhead of the BISR design is only 4.1% for an 8 K $\times 64$ memory and is in inverse proportion to the memory size.

AB - With the advent of deep-submicrometer VLSI technology, the capacity and performance of semiconductor memory chips is increasing drastically. This advantage also makes it harder to maintain good yield. Diagnostics and redundancy repair methodologies thus are getting more and more important for memories, including embedded ones that are popular in system chips. In this paper, we propose an efficient memory diagnosis and repair scheme based on fail-pattern identification. The proposed diagnosis scheme can distinguish among row, column, and word faults, and subsequently apply the Huffman compression method for fault syndrome compression. This approach reduces the amount of data that need to be transmitted from the chip under test to the automatic test equipment (ATE) without losing fault information. It also simplifies the analysis that has to be performed on the ATE. The proposed redundancy repair scheme is assisted by fail-pattern identification approach and a flexible redundancy structure. The area overhead for our built-in self-repair (BISR) design is reasonable. Our repair scheme uses less redundancy than other redundancy schemes under the same repair rate requirement. Experimental results show that the area overhead of the BISR design is only 4.1% for an 8 K $\times 64$ memory and is in inverse proportion to the memory size.

UR - http://www.scopus.com/inward/record.url?scp=80455125856&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=80455125856&partnerID=8YFLogxK

U2 - 10.1109/TVLSI.2010.2073489

DO - 10.1109/TVLSI.2010.2073489

M3 - Article

AN - SCOPUS:80455125856

VL - 19

SP - 2184

EP - 2194

JO - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

JF - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

SN - 1063-8210

IS - 12

M1 - 5593911

ER -