A capacitance-ratio quantification design for linearity test in differential top-plate sampling sar ADCS

An Sheng Chao, Cheng Wu Lin, Hsin Wen Ting, Soon Jyh Chang

研究成果: Article

摘要

Successive approximation register (SAR) analog-to-digital converters (ADCs) are widely used due to their low power consumption and area cost. However, testing SAR ADCs on an embedded chip is costly. This paper proposes a capacitance-ratio quantification design for the linearity test of differential top-plate sampling SAR ADCs. First, the pattern generator controls the switches connected to the bottom plate of capacitors to create a voltage difference proportional to a certain capacitance ratio on the top plates to be quantified. Then, the proposed mechanism quantifies the capacitance ratio via the auxiliary transistors connected to the input pair of the comparator in the SAR ADC. The capacitance ratios are recorded to construct the differential nonlinearity (DNL) and integral nonlinearity (INL) using the derived construction principles, which simplifies the implementation of the output response analyzer. Thus, the test time and area cost can be reduced with these two proposed mechanisms. For characterizing the DNL, the error between the results obtained using the proposed method and those obtained using conventional linear ramp histogram method is from -0.10 to 0.11 least significant bits (LSBs). For the INL, the estimation error is from -0.19 to 0.11 LSBs. Moreover, a test time reduction of about 76% is achieved at the expense of an 18.54% area overhead for the capacitance-ratio quantification mechanism.

原文English
頁(從 - 到)1333-1350
頁數18
期刊International Journal of Circuit Theory and Applications
43
發行號10
DOIs
出版狀態Published - 2015 十月

指紋

Severe Acute Respiratory Syndrome
Capacitance
Analog-to-digital Converter
Linearity
Quantification
Successive Approximation
Digital to analog conversion
Sampling
Nonlinearity
Costs
Estimation Error
Capacitor
Error analysis
Histogram
Power Consumption
Switch
Simplify
Transistors
Quantify
Electric power utilization

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Computer Science Applications
  • Electrical and Electronic Engineering
  • Applied Mathematics

引用此文

@article{79af2e96104540eaa6e96f0d555bdf6e,
title = "A capacitance-ratio quantification design for linearity test in differential top-plate sampling sar ADCS",
abstract = "Successive approximation register (SAR) analog-to-digital converters (ADCs) are widely used due to their low power consumption and area cost. However, testing SAR ADCs on an embedded chip is costly. This paper proposes a capacitance-ratio quantification design for the linearity test of differential top-plate sampling SAR ADCs. First, the pattern generator controls the switches connected to the bottom plate of capacitors to create a voltage difference proportional to a certain capacitance ratio on the top plates to be quantified. Then, the proposed mechanism quantifies the capacitance ratio via the auxiliary transistors connected to the input pair of the comparator in the SAR ADC. The capacitance ratios are recorded to construct the differential nonlinearity (DNL) and integral nonlinearity (INL) using the derived construction principles, which simplifies the implementation of the output response analyzer. Thus, the test time and area cost can be reduced with these two proposed mechanisms. For characterizing the DNL, the error between the results obtained using the proposed method and those obtained using conventional linear ramp histogram method is from -0.10 to 0.11 least significant bits (LSBs). For the INL, the estimation error is from -0.19 to 0.11 LSBs. Moreover, a test time reduction of about 76{\%} is achieved at the expense of an 18.54{\%} area overhead for the capacitance-ratio quantification mechanism.",
author = "Chao, {An Sheng} and Lin, {Cheng Wu} and Ting, {Hsin Wen} and Chang, {Soon Jyh}",
year = "2015",
month = "10",
doi = "10.1002/cta.2014",
language = "English",
volume = "43",
pages = "1333--1350",
journal = "International Journal of Circuit Theory and Applications",
issn = "0098-9886",
publisher = "John Wiley and Sons Ltd",
number = "10",

}

A capacitance-ratio quantification design for linearity test in differential top-plate sampling sar ADCS. / Chao, An Sheng; Lin, Cheng Wu; Ting, Hsin Wen; Chang, Soon Jyh.

於: International Journal of Circuit Theory and Applications, 卷 43, 編號 10, 10.2015, p. 1333-1350.

研究成果: Article

TY - JOUR

T1 - A capacitance-ratio quantification design for linearity test in differential top-plate sampling sar ADCS

AU - Chao, An Sheng

AU - Lin, Cheng Wu

AU - Ting, Hsin Wen

AU - Chang, Soon Jyh

PY - 2015/10

Y1 - 2015/10

N2 - Successive approximation register (SAR) analog-to-digital converters (ADCs) are widely used due to their low power consumption and area cost. However, testing SAR ADCs on an embedded chip is costly. This paper proposes a capacitance-ratio quantification design for the linearity test of differential top-plate sampling SAR ADCs. First, the pattern generator controls the switches connected to the bottom plate of capacitors to create a voltage difference proportional to a certain capacitance ratio on the top plates to be quantified. Then, the proposed mechanism quantifies the capacitance ratio via the auxiliary transistors connected to the input pair of the comparator in the SAR ADC. The capacitance ratios are recorded to construct the differential nonlinearity (DNL) and integral nonlinearity (INL) using the derived construction principles, which simplifies the implementation of the output response analyzer. Thus, the test time and area cost can be reduced with these two proposed mechanisms. For characterizing the DNL, the error between the results obtained using the proposed method and those obtained using conventional linear ramp histogram method is from -0.10 to 0.11 least significant bits (LSBs). For the INL, the estimation error is from -0.19 to 0.11 LSBs. Moreover, a test time reduction of about 76% is achieved at the expense of an 18.54% area overhead for the capacitance-ratio quantification mechanism.

AB - Successive approximation register (SAR) analog-to-digital converters (ADCs) are widely used due to their low power consumption and area cost. However, testing SAR ADCs on an embedded chip is costly. This paper proposes a capacitance-ratio quantification design for the linearity test of differential top-plate sampling SAR ADCs. First, the pattern generator controls the switches connected to the bottom plate of capacitors to create a voltage difference proportional to a certain capacitance ratio on the top plates to be quantified. Then, the proposed mechanism quantifies the capacitance ratio via the auxiliary transistors connected to the input pair of the comparator in the SAR ADC. The capacitance ratios are recorded to construct the differential nonlinearity (DNL) and integral nonlinearity (INL) using the derived construction principles, which simplifies the implementation of the output response analyzer. Thus, the test time and area cost can be reduced with these two proposed mechanisms. For characterizing the DNL, the error between the results obtained using the proposed method and those obtained using conventional linear ramp histogram method is from -0.10 to 0.11 least significant bits (LSBs). For the INL, the estimation error is from -0.19 to 0.11 LSBs. Moreover, a test time reduction of about 76% is achieved at the expense of an 18.54% area overhead for the capacitance-ratio quantification mechanism.

UR - http://www.scopus.com/inward/record.url?scp=84943455993&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84943455993&partnerID=8YFLogxK

U2 - 10.1002/cta.2014

DO - 10.1002/cta.2014

M3 - Article

AN - SCOPUS:84943455993

VL - 43

SP - 1333

EP - 1350

JO - International Journal of Circuit Theory and Applications

JF - International Journal of Circuit Theory and Applications

SN - 0098-9886

IS - 10

ER -