A Computer Designed Half Gb 16-Channel 819Gb/s High-Bandwidth and 10ns Low-Latency DRAM for 3D Stacked Memory Devices Using TSVs

Cheng-Wen Wu; P.-W.  Luo; C.-K.  Chen; Y.-H.  Sung; W.  Wu; H.-C.  Shih; C.-H.  Lee; K.-H.  Lee; M.-W.  Li; M.-C.  Lung; C.-N.  Lu; Y.-F.  Chou; P.-L.  Shih; C.-H.  Ke; C.  Shiah; P.  Stolt; S.  Tomishima; D.-M.  Kwai; B.-D.  Rong; N.  Lu; S.-L.  Lu

A Computer Designed Half Gb 16-Channel 819Gb/s High-Bandwidth and 10ns Low-Latency DRAM for 3D Stacked Memory Devices Using TSVs

Cheng-Wen Wu, P.-W. Luo, C.-K. Chen, Y.-H. Sung, W. Wu, H.-C. Shih, C.-H. Lee, K.-H. Lee, M.-W. Li, M.-C. Lung, C.-N. Lu, Y.-F. Chou, P.-L. Shih, C.-H. Ke, C. Shiah, P. Stolt, S. Tomishima, D.-M. Kwai, B.-D. Rong, N. LuS.-L. Lu

電機工程學系

研究成果: Conference contribution

2 引文斯高帕斯（Scopus）

原文	English
主出版物標題	IEEE Symp. VLSI Circuits (VLSI)
出版狀態	Published - 2015 六月

引用此

Wu, C-W., Luo, P-W., Chen, C-K., Sung, Y-H., Wu, W., Shih, H-C., Lee, C-H., Lee, K-H., Li, M-W., Lung, M-C., Lu, C-N., Chou, Y-F., Shih, P-L., Ke, C-H., Shiah, C., Stolt, P., Tomishima, S., Kwai, D-M., Rong, B-D., ... Lu, S-L. (2015). A Computer Designed Half Gb 16-Channel 819Gb/s High-Bandwidth and 10ns Low-Latency DRAM for 3D Stacked Memory Devices Using TSVs. 於 IEEE Symp. VLSI Circuits (VLSI)

Wu, Cheng-Wen ; Luo, P.-W. ; Chen, C.-K. ; Sung, Y.-H. ; Wu, W. ; Shih, H.-C. ; Lee, C.-H. ; Lee, K.-H. ; Li, M.-W. ; Lung, M.-C. ; Lu, C.-N. ; Chou, Y.-F. ; Shih, P.-L. ; Ke, C.-H. ; Shiah, C. ; Stolt, P. ; Tomishima, S. ; Kwai, D.-M. ; Rong, B.-D. ; Lu, N. ; Lu, S.-L. . / A Computer Designed Half Gb 16-Channel 819Gb/s High-Bandwidth and 10ns Low-Latency DRAM for 3D Stacked Memory Devices Using TSVs. IEEE Symp. VLSI Circuits (VLSI). 2015.

@inproceedings{6a620faf674c496696769a6a86693da7,

title = "A Computer Designed Half Gb 16-Channel 819Gb/s High-Bandwidth and 10ns Low-Latency DRAM for 3D Stacked Memory Devices Using TSVs",

author = "Cheng-Wen Wu and P.-W. Luo and C.-K. Chen and Y.-H. Sung and W. Wu and H.-C. Shih and C.-H. Lee and K.-H. Lee and M.-W. Li and M.-C. Lung and C.-N. Lu and Y.-F. Chou and P.-L. Shih and C.-H. Ke and C. Shiah and P. Stolt and S. Tomishima and D.-M. Kwai and B.-D. Rong and N. Lu and S.-L. Lu",

year = "2015",

month = jun,

language = "English",

booktitle = "IEEE Symp. VLSI Circuits (VLSI)",

}

Wu, C-W, Luo, P-W, Chen, C-K, Sung, Y-H, Wu, W, Shih, H-C, Lee, C-H, Lee, K-H, Li, M-W, Lung, M-C, Lu, C-N, Chou, Y-F, Shih, P-L, Ke, C-H, Shiah, C, Stolt, P, Tomishima, S, Kwai, D-M, Rong, B-D, Lu, N & Lu, S-L 2015, A Computer Designed Half Gb 16-Channel 819Gb/s High-Bandwidth and 10ns Low-Latency DRAM for 3D Stacked Memory Devices Using TSVs. 於 IEEE Symp. VLSI Circuits (VLSI).

A Computer Designed Half Gb 16-Channel 819Gb/s High-Bandwidth and 10ns Low-Latency DRAM for 3D Stacked Memory Devices Using TSVs. / Wu, Cheng-Wen; Luo, P.-W. ; Chen, C.-K. ; Sung, Y.-H. ; Wu, W. ; Shih, H.-C. ; Lee, C.-H. ; Lee, K.-H. ; Li, M.-W. ; Lung, M.-C. ; Lu, C.-N. ; Chou, Y.-F. ; Shih, P.-L. ; Ke, C.-H. ; Shiah, C. ; Stolt, P. ; Tomishima, S. ; Kwai, D.-M. ; Rong, B.-D. ; Lu, N. ; Lu, S.-L. .

IEEE Symp. VLSI Circuits (VLSI). 2015.

研究成果: Conference contribution

TY - GEN

T1 - A Computer Designed Half Gb 16-Channel 819Gb/s High-Bandwidth and 10ns Low-Latency DRAM for 3D Stacked Memory Devices Using TSVs

AU - Wu, Cheng-Wen

AU - Luo, P.-W.

AU - Chen, C.-K.

AU - Sung, Y.-H.

AU - Wu, W.

AU - Shih, H.-C.

AU - Lee, C.-H.

AU - Lee, K.-H.

AU - Li, M.-W.

AU - Lung, M.-C.

AU - Lu, C.-N.

AU - Chou, Y.-F.

AU - Shih, P.-L.

AU - Ke, C.-H.

AU - Shiah, C.

AU - Stolt, P.

AU - Tomishima, S.

AU - Kwai, D.-M.

AU - Rong, B.-D.

AU - Lu, N.

AU - Lu, S.-L.

PY - 2015/6

Y1 - 2015/6

M3 - Conference contribution

BT - IEEE Symp. VLSI Circuits (VLSI)

ER -