A digitally calibrated current-voltage feedback transconductor in 0.13-μm CMOS process

Ying Zu Lin, Yen Ting Liu, Soon-Jyh Chang

研究成果: Paper同行評審

1 引文 斯高帕斯(Scopus)

摘要

A digitally calibrated transconductor for high-speed operation with its linearity enhanced by negative feedback is proposed. This voltage-to-current converter is mainly composed of two parts: an operational transconductance amplifier (OTA) and a pair of feedback resistors. The measured spurious free dynamic range (SFDR) of the transconductor is 72.6 dB when the input frequency is 100 MHz. To compensate common-mode deviation due to process variation, digital calibration circuits are added. Fabricated in TSMC 0.13-μm CMOS process, the transconductor occupies 250 × 200 μm2 active area and consumes 5.06 mW from a 1.2-V supply.

原文English
頁面159-162
頁數4
DOIs
出版狀態Published - 2006 12月 1
事件2006 IEEE Asian Solid-State Circuits Conference, ASSCC 2006 - Hangzhou, China
持續時間: 2006 11月 132006 11月 15

Other

Other2006 IEEE Asian Solid-State Circuits Conference, ASSCC 2006
國家/地區China
城市Hangzhou
期間06-11-1306-11-15

All Science Journal Classification (ASJC) codes

  • 電氣與電子工程
  • 電子、光磁材料

指紋

深入研究「A digitally calibrated current-voltage feedback transconductor in 0.13-μm CMOS process」主題。共同形成了獨特的指紋。

引用此