A fuzzy search block-matching chip for motion estimation

研究成果: Article同行評審

1 引文 斯高帕斯(Scopus)

摘要

Fuzzy logic has been successfully applied to control vague, incomplete, complex, and ill-defined systems. With the help of fuzzy inference, an efficient inter-block/inter-frame fuzzy search (IIFS) algorithm for block motion estimation is proposed. By using the inter-block and inter-frame correlations, IIFS can determine the motion vectors of image blocks quickly and correctly. However, the IIFS algorithm is not suitable for hardware implementation due to very irregular data flow. Hence, in this paper we propose a modified inter-block/inter-frame fuzzy search (MIIFS) algorithm that can be easily realized with VLSI technology. With 0.6 μm CMOS technology, the MIIFS chip has a die size of 4.1 × 4.1 mm2 and 108 K transistors. It can work with a clock rate of 67 MHz, and yield a running speed that can support the MPEG video resolution (720 pixels × 480 lines, 30 frames/s) in real time.

原文English
頁(從 - 到)133-147
頁數15
期刊Integration, the VLSI Journal
32
發行號1-2
DOIs
出版狀態Published - 2002 十一月 1

All Science Journal Classification (ASJC) codes

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering

指紋 深入研究「A fuzzy search block-matching chip for motion estimation」主題。共同形成了獨特的指紋。

引用此