A low-cost VLSI architecture for fault-tolerant fusion center in wireless sensor networks

Pei-Yin Chen, Li Yuan Chang, Tsang Y. Wang

研究成果: Article同行評審

3 引文 斯高帕斯(Scopus)

摘要

A fault-tolerant distributed decision fusion in the presence of sensor faults via collaborative sensor fault detection (CSFD) was proposed in our previous research. The scheme can identify the faulty nodes efficiently and improve the performance of the decision fusion significantly. It achieves very good performance at the expense of such extensive computations as exponent and multiplication/division in the detecting process. In many real-time WSN applications, the fusion center might be implemented in an ASIC and included in a standalone device. Therefore, a simple and efficient decision fusion scheme requiring lower hardware cost and power consumption is extremely desired. In this paper, we propose the approximated collaborative sensor fault detection (ACSFD) scheme and its VLSI architecture. Given the low circuit complexity, it is suitable for hardware implementation. The ACSFD circuit contains 9265 gates and requires a core size of 368 × 358 μm2 by using TSMC 0.18 μm cell library. It can operate at a clock rate of 102 MHz with a power consumption of 2.516 mW. Simulation results indicate that ACSFD performs better in fault tolerance than the conventional approach.

原文English
文章編號5089461
頁(從 - 到)803-813
頁數11
期刊IEEE Transactions on Circuits and Systems I: Regular Papers
57
發行號4
DOIs
出版狀態Published - 2010 一月 1

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

指紋 深入研究「A low-cost VLSI architecture for fault-tolerant fusion center in wireless sensor networks」主題。共同形成了獨特的指紋。

引用此