A low supply noise content-sensitive ROM architecture for SoC

Meng Fan Chang, Lih-Yih Chiou, Kuei Ann Wen

研究成果: Paper

3 引文 (Scopus)

摘要

Supply noise caused by fluctuation of peak current is increasingly important for SoC. This work proposes a content-sensitive architecture to effectively reduce the fluctuation of peak current and lower power consumption of ROMs for various code-patterns and cycles. We achieve both by arranging the data patterns of ROM and by adjusting the bitline structures accordingly. Our experiments on 0.25μm 256K bits ROM macros have shown that the fluctuation of peak current and power consumptions are less than 1.02% of the value using conventional approaches.

原文English
頁面1021-1024
頁數4
出版狀態Published - 2004 十二月 1
事件2004 IEEE Asia-Pacific Conference on Circuits and Systems, APCCAS 2004: SoC Design for Ubiquitous Information Technology - Tainan, Taiwan
持續時間: 2004 十二月 62004 十二月 9

Other

Other2004 IEEE Asia-Pacific Conference on Circuits and Systems, APCCAS 2004: SoC Design for Ubiquitous Information Technology
國家Taiwan
城市Tainan
期間04-12-0604-12-09

指紋

ROM
Electric power utilization
Macros
System-on-chip
Experiments

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

引用此文

Chang, M. F., Chiou, L-Y., & Wen, K. A. (2004). A low supply noise content-sensitive ROM architecture for SoC. 1021-1024. 論文發表於 2004 IEEE Asia-Pacific Conference on Circuits and Systems, APCCAS 2004: SoC Design for Ubiquitous Information Technology, Tainan, Taiwan.
Chang, Meng Fan ; Chiou, Lih-Yih ; Wen, Kuei Ann. / A low supply noise content-sensitive ROM architecture for SoC. 論文發表於 2004 IEEE Asia-Pacific Conference on Circuits and Systems, APCCAS 2004: SoC Design for Ubiquitous Information Technology, Tainan, Taiwan.4 p.
@conference{7f516a04f95b4b2fa1ce264fc6db15c3,
title = "A low supply noise content-sensitive ROM architecture for SoC",
abstract = "Supply noise caused by fluctuation of peak current is increasingly important for SoC. This work proposes a content-sensitive architecture to effectively reduce the fluctuation of peak current and lower power consumption of ROMs for various code-patterns and cycles. We achieve both by arranging the data patterns of ROM and by adjusting the bitline structures accordingly. Our experiments on 0.25μm 256K bits ROM macros have shown that the fluctuation of peak current and power consumptions are less than 1.02{\%} of the value using conventional approaches.",
author = "Chang, {Meng Fan} and Lih-Yih Chiou and Wen, {Kuei Ann}",
year = "2004",
month = "12",
day = "1",
language = "English",
pages = "1021--1024",
note = "2004 IEEE Asia-Pacific Conference on Circuits and Systems, APCCAS 2004: SoC Design for Ubiquitous Information Technology ; Conference date: 06-12-2004 Through 09-12-2004",

}

Chang, MF, Chiou, L-Y & Wen, KA 2004, 'A low supply noise content-sensitive ROM architecture for SoC', 論文發表於 2004 IEEE Asia-Pacific Conference on Circuits and Systems, APCCAS 2004: SoC Design for Ubiquitous Information Technology, Tainan, Taiwan, 04-12-06 - 04-12-09 頁 1021-1024.

A low supply noise content-sensitive ROM architecture for SoC. / Chang, Meng Fan; Chiou, Lih-Yih; Wen, Kuei Ann.

2004. 1021-1024 論文發表於 2004 IEEE Asia-Pacific Conference on Circuits and Systems, APCCAS 2004: SoC Design for Ubiquitous Information Technology, Tainan, Taiwan.

研究成果: Paper

TY - CONF

T1 - A low supply noise content-sensitive ROM architecture for SoC

AU - Chang, Meng Fan

AU - Chiou, Lih-Yih

AU - Wen, Kuei Ann

PY - 2004/12/1

Y1 - 2004/12/1

N2 - Supply noise caused by fluctuation of peak current is increasingly important for SoC. This work proposes a content-sensitive architecture to effectively reduce the fluctuation of peak current and lower power consumption of ROMs for various code-patterns and cycles. We achieve both by arranging the data patterns of ROM and by adjusting the bitline structures accordingly. Our experiments on 0.25μm 256K bits ROM macros have shown that the fluctuation of peak current and power consumptions are less than 1.02% of the value using conventional approaches.

AB - Supply noise caused by fluctuation of peak current is increasingly important for SoC. This work proposes a content-sensitive architecture to effectively reduce the fluctuation of peak current and lower power consumption of ROMs for various code-patterns and cycles. We achieve both by arranging the data patterns of ROM and by adjusting the bitline structures accordingly. Our experiments on 0.25μm 256K bits ROM macros have shown that the fluctuation of peak current and power consumptions are less than 1.02% of the value using conventional approaches.

UR - http://www.scopus.com/inward/record.url?scp=13444287976&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=13444287976&partnerID=8YFLogxK

M3 - Paper

AN - SCOPUS:13444287976

SP - 1021

EP - 1024

ER -

Chang MF, Chiou L-Y, Wen KA. A low supply noise content-sensitive ROM architecture for SoC. 2004. 論文發表於 2004 IEEE Asia-Pacific Conference on Circuits and Systems, APCCAS 2004: SoC Design for Ubiquitous Information Technology, Tainan, Taiwan.