A Low-Voltage 30-GHz CMOS Divide-by-Three ILFD with Injection-Switched Cross-Coupled Pair Technique

Boon Eu Seow, Tzuen-Hsi Huang, Chen Yu Wu, Peng Yu Pao, Huey-Ru Chuang

研究成果: Article

2 引文 (Scopus)

摘要

This paper presents the design of a divide-by-three frequency divider operating at 30 GHz with an injection-switched cross-coupled pair topology. A wider locking range as well as a lower operation voltage can be achieved because of this newly proposed topology. The divider is implemented in a 90-nm standard CMOS process. The total locking range of the divider core is 4.5 GHz with a power consumption of 2.85 mW from a supply voltage of 0.5 V. The total power consumption of the buffers is 2.65 mW from a supply voltage of 1.0 V. The measured output phase noise is-141 dBc/Hz at 1-MHz offset when the input referred signal has a phase noise of-131 dBc/Hz at 1-MHz offset from 30 GHz. The phase-noise difference of 10 dB is close to the theoretical value of 9.5 dB for division-by-three. The total chip size is 0.48 mm2, and the divider core size is only about 0.14 mm2.

原文English
文章編號7829314
頁(從 - 到)1560-1568
頁數9
期刊IEEE Transactions on Microwave Theory and Techniques
65
發行號5
DOIs
出版狀態Published - 2017 五月 1

指紋

dividers
Phase noise
low voltage
CMOS
injection
locking
Electric potential
electric potential
Electric power utilization
topology
Topology
frequency dividers
division
buffers
chips
output

All Science Journal Classification (ASJC) codes

  • Radiation
  • Condensed Matter Physics
  • Electrical and Electronic Engineering

引用此文

@article{c072b4d1dc214d1e9ebfc944961dc106,
title = "A Low-Voltage 30-GHz CMOS Divide-by-Three ILFD with Injection-Switched Cross-Coupled Pair Technique",
abstract = "This paper presents the design of a divide-by-three frequency divider operating at 30 GHz with an injection-switched cross-coupled pair topology. A wider locking range as well as a lower operation voltage can be achieved because of this newly proposed topology. The divider is implemented in a 90-nm standard CMOS process. The total locking range of the divider core is 4.5 GHz with a power consumption of 2.85 mW from a supply voltage of 0.5 V. The total power consumption of the buffers is 2.65 mW from a supply voltage of 1.0 V. The measured output phase noise is-141 dBc/Hz at 1-MHz offset when the input referred signal has a phase noise of-131 dBc/Hz at 1-MHz offset from 30 GHz. The phase-noise difference of 10 dB is close to the theoretical value of 9.5 dB for division-by-three. The total chip size is 0.48 mm2, and the divider core size is only about 0.14 mm2.",
author = "Seow, {Boon Eu} and Tzuen-Hsi Huang and Wu, {Chen Yu} and Pao, {Peng Yu} and Huey-Ru Chuang",
year = "2017",
month = "5",
day = "1",
doi = "10.1109/TMTT.2017.2647943",
language = "English",
volume = "65",
pages = "1560--1568",
journal = "IEEE Transactions on Microwave Theory and Techniques",
issn = "0018-9480",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "5",

}

A Low-Voltage 30-GHz CMOS Divide-by-Three ILFD with Injection-Switched Cross-Coupled Pair Technique. / Seow, Boon Eu; Huang, Tzuen-Hsi; Wu, Chen Yu; Pao, Peng Yu; Chuang, Huey-Ru.

於: IEEE Transactions on Microwave Theory and Techniques, 卷 65, 編號 5, 7829314, 01.05.2017, p. 1560-1568.

研究成果: Article

TY - JOUR

T1 - A Low-Voltage 30-GHz CMOS Divide-by-Three ILFD with Injection-Switched Cross-Coupled Pair Technique

AU - Seow, Boon Eu

AU - Huang, Tzuen-Hsi

AU - Wu, Chen Yu

AU - Pao, Peng Yu

AU - Chuang, Huey-Ru

PY - 2017/5/1

Y1 - 2017/5/1

N2 - This paper presents the design of a divide-by-three frequency divider operating at 30 GHz with an injection-switched cross-coupled pair topology. A wider locking range as well as a lower operation voltage can be achieved because of this newly proposed topology. The divider is implemented in a 90-nm standard CMOS process. The total locking range of the divider core is 4.5 GHz with a power consumption of 2.85 mW from a supply voltage of 0.5 V. The total power consumption of the buffers is 2.65 mW from a supply voltage of 1.0 V. The measured output phase noise is-141 dBc/Hz at 1-MHz offset when the input referred signal has a phase noise of-131 dBc/Hz at 1-MHz offset from 30 GHz. The phase-noise difference of 10 dB is close to the theoretical value of 9.5 dB for division-by-three. The total chip size is 0.48 mm2, and the divider core size is only about 0.14 mm2.

AB - This paper presents the design of a divide-by-three frequency divider operating at 30 GHz with an injection-switched cross-coupled pair topology. A wider locking range as well as a lower operation voltage can be achieved because of this newly proposed topology. The divider is implemented in a 90-nm standard CMOS process. The total locking range of the divider core is 4.5 GHz with a power consumption of 2.85 mW from a supply voltage of 0.5 V. The total power consumption of the buffers is 2.65 mW from a supply voltage of 1.0 V. The measured output phase noise is-141 dBc/Hz at 1-MHz offset when the input referred signal has a phase noise of-131 dBc/Hz at 1-MHz offset from 30 GHz. The phase-noise difference of 10 dB is close to the theoretical value of 9.5 dB for division-by-three. The total chip size is 0.48 mm2, and the divider core size is only about 0.14 mm2.

UR - http://www.scopus.com/inward/record.url?scp=85010678702&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85010678702&partnerID=8YFLogxK

U2 - 10.1109/TMTT.2017.2647943

DO - 10.1109/TMTT.2017.2647943

M3 - Article

AN - SCOPUS:85010678702

VL - 65

SP - 1560

EP - 1568

JO - IEEE Transactions on Microwave Theory and Techniques

JF - IEEE Transactions on Microwave Theory and Techniques

SN - 0018-9480

IS - 5

M1 - 7829314

ER -