A memory-efficient TCAM COPROCESSOR for IPv4/IPv6 routing table update

Fang Chen Kuo, Yeim Kuan Chang, Cheng Chien Su

研究成果: Article同行評審

8 引文 斯高帕斯(Scopus)


Ternary content-addressable memory (TCAM) is a simple hardware device for fast IP lookups that can perform a lookup per cycle. However, prefixes may be inserted into or deleted from the TCAM because of changes in Internet topology. Traditional TCAM coprocessors maintain the enclosure relationship among prefixes by using an extended binary trie and perform TCAM movements based on an update algorithm (e.g., CAO-OPT) which runs on a local CPU to maintain the speed and correctness of the TCAM search process. In this paper, we propose a memory-efficient TCAM coprocessor architecture for updates that require only small memory size compared with the extended binary trie. The average number of TCAM movements per update is almost the same as that of CAO-OPT. However, the time to compute how to move TCAM entries in the proposed TCAM coprocessor is less than that in CAO-OPT. Only a small part of total TCAM search cycles is used to complete our update process. The proposed TCAM architecture can also be made smaller and faster because large off-chip memory for the extended binary trie and a local CPU are no longer necessary.

頁(從 - 到)2110-2121
期刊IEEE Transactions on Computers
出版狀態Published - 2014 九月 1

All Science Journal Classification (ASJC) codes

  • 軟體
  • 理論電腦科學
  • 硬體和架構
  • 計算機理論與數學


深入研究「A memory-efficient TCAM COPROCESSOR for IPv4/IPv6 routing table update」主題。共同形成了獨特的指紋。