TY - GEN
T1 - A novel bubble tolerant thermometer-to-binary encoder for flash A/D converter
AU - Chuang, Yao Jen
AU - Ou, Hsin Hung
AU - Liu, Bin Da
PY - 2005
Y1 - 2005
N2 - A thermometer-to-binary encoder which is suitable for high-speed and low-resolution flash-ADC is proposed. The encoding scheme can effectively reduce the bubble induced error, by the use of separated one-out-of-N circuit for each bit of binary codes. In comparison with the most commonly adopted Gray-ROM encoder, the proposed method can outperform it by a factor of 2 in the bubble error reduction. The long latency gray-to-binary encoder which limits the total conversion speed can also be removed from the proposed circuit, Two types of implementation circuit including a ROM-based encoder and a fully digital encoder are developed.
AB - A thermometer-to-binary encoder which is suitable for high-speed and low-resolution flash-ADC is proposed. The encoding scheme can effectively reduce the bubble induced error, by the use of separated one-out-of-N circuit for each bit of binary codes. In comparison with the most commonly adopted Gray-ROM encoder, the proposed method can outperform it by a factor of 2 in the bubble error reduction. The long latency gray-to-binary encoder which limits the total conversion speed can also be removed from the proposed circuit, Two types of implementation circuit including a ROM-based encoder and a fully digital encoder are developed.
UR - http://www.scopus.com/inward/record.url?scp=33745457400&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=33745457400&partnerID=8YFLogxK
U2 - 10.1109/VDAT.2005.1500084
DO - 10.1109/VDAT.2005.1500084
M3 - Conference contribution
AN - SCOPUS:33745457400
SN - 0780390601
SN - 9780780390607
T3 - 2005 IEEE VLSI-TSA International Symposium on VLSI Design, Automation and Test,(VLSI-TSA-DAT)
SP - 315
EP - 318
BT - 2005 IEEE VLSI-TSA International Symposium on VLSI Design, Automation and Test,(VLSI-TSA-DAT)
T2 - 2005 IEEE VLSI-TSA International Symposium on VLSI Design, Automation and Test,(VLSI-TSA-DAT)
Y2 - 27 April 2005 through 29 April 2005
ER -