跳至主導覽 跳至搜尋 跳過主要內容

A single-bias 2W PHEMT MMIC by gate zero-bias technique for C band applications

  • C. H. Lin
  • , H. Z. Liu
  • , H. K. Huang
  • , C. K. Chu
  • , M. P. Houng
  • , Y. H. Wang
  • , C. C. Liu
  • , C. H. Chang
  • , C. L. Wu
  • , C. S. Chang

研究成果: Conference contribution

摘要

A single supply, fully matched high linearity 2W power amplifier utilizing the gate zero-bias power PHEMT technology is developed for 5.8GHz WLAN applications. At Vgs= 0 V, Vds=5 V, the power amplifier with 33dBm of peak P1dB, 25% of PAE, 12.8dB small-signal gain can be seen. Moreover, high-linearity with 43dBm third-order intercept point at a single carrier output power level of 23dBm is also achieved.

原文English
主出版物標題2005 IEEE Conference on Electron Devices and Solid-State Circuits, EDSSC
發行者Institute of Electrical and Electronics Engineers Inc.
頁面191-194
頁數4
ISBN(列印)0780393392, 9780780393394
DOIs
出版狀態Published - 2005 1月 1
事件2005 IEEE Conference on Electron Devices and Solid-State Circuits, EDSSC - Howloon, Hong Kong
持續時間: 2005 12月 192005 12月 21

出版系列

名字2005 IEEE Conference on Electron Devices and Solid-State Circuits, EDSSC

Other

Other2005 IEEE Conference on Electron Devices and Solid-State Circuits, EDSSC
國家/地區Hong Kong
城市Howloon
期間05-12-1905-12-21

All Science Journal Classification (ASJC) codes

  • 電氣與電子工程
  • 電子、光磁材料

指紋

深入研究「A single-bias 2W PHEMT MMIC by gate zero-bias technique for C band applications」主題。共同形成了獨特的指紋。

引用此