An area-efficient color demosaicking scheme for vlsi architecture

Yeu Horng Shiau, Pei Yin Chen, Chia Wen Chang

研究成果: Article同行評審

13 引文 斯高帕斯(Scopus)


In this paper, we propose an efficient demosaicking design, which achieves good image quality with very low computational complexity and less line-buffer memory. Our demosaicking scheme exploits both edge information and inter-channel correlations to improve the quality of the interpolated image. Furthermore, we develop a tight and low-cost VLSI architecture for the scheme by using the resource sharing and pipeline scheduling approaches. Compared with previous demosaicking designs, our circuit requires the least hardware cost and performs well in terms of PSNR and visual quality. ICIC International

頁(從 - 到)1739-1752
期刊International Journal of Innovative Computing, Information and Control
出版狀態Published - 2011 4月 1

All Science Journal Classification (ASJC) codes

  • 軟體
  • 理論電腦科學
  • 資訊系統
  • 計算機理論與數學


深入研究「An area-efficient color demosaicking scheme for vlsi architecture」主題。共同形成了獨特的指紋。