An easy-to-use approach for practical bus-based system design

Chung Ho Chen, Feng Fu Lin

研究成果: Article同行評審

4 引文 斯高帕斯(Scopus)

摘要

We present an easy-to-use model that addresses the practical issues in designing bus-based shared-memory multiprocessor systems. The model relates the shared-bus width, bus cycle time, cache memory, the features of a program execution, and the number of processors on a shared bus to a metric called request utilization. The request utilization is treated as the scaling factor for the effective average waiting processors in computing the queuing delay cycles. Simulation study shows that the model performs very well in estimating the shared bus response time. Using the model, a system designer can quickly decide the number of the processors that a shared bus is able to support effectively, the size of the cache memory a system should use, and the bus cycle time that the main memory system should provide. With the model, we show that the design favors caching the requests for a contention-based medium instead of speeding up the transfers although the same performance can be respectively achieved by the two techniques in a contention-free situation.

原文English
頁(從 - 到)780-793
頁數14
期刊IEEE Transactions on Computers
48
發行號8
DOIs
出版狀態Published - 1999 8月

All Science Journal Classification (ASJC) codes

  • 軟體
  • 理論電腦科學
  • 硬體和架構
  • 計算機理論與數學

指紋

深入研究「An easy-to-use approach for practical bus-based system design」主題。共同形成了獨特的指紋。

引用此