Analysis of phase noise due to bang-bang phase detector in PLL-based clock and data recovery circuits

Kasin Vichienchom, Wentai Liu

研究成果: Conference article同行評審

2 引文 斯高帕斯(Scopus)

摘要

This paper describes the noise analysis of the phase-locked loop (PLL) based clock and data recovery circuits (CDR) using bang-bang phase detectors (PD). The analysis is based on modeling the non-linearity of the bang-bang PD with a linear PD and an additive white noise source. This analysis shows that the input PD noise and the PLL DC gain are both proportional to the quantization step of the PD determined by the amplitude of the charge-pump current. To reduce the input PD noise without degrading the PLL DC gain and the loop bandwidth, a multilevel PD can be used instead. The theoretical results predicts tendencies that agree with circuit simulations.

原文English
頁(從 - 到)I617-I620
期刊Proceedings - IEEE International Symposium on Circuits and Systems
1
出版狀態Published - 2003
事件Proceedings of the 2003 IEEE International Symposium on Circuits and Systems - Bangkok, Thailand
持續時間: 2003 5月 252003 5月 28

All Science Journal Classification (ASJC) codes

  • 電氣與電子工程

指紋

深入研究「Analysis of phase noise due to bang-bang phase detector in PLL-based clock and data recovery circuits」主題。共同形成了獨特的指紋。

引用此