Bayesian neural network chip design for speech recognition system

Jhing Fa Wang, An Nan Suen, Jia Ru Lee, Chung Hsien Wu

研究成果: Paper

2 引文 (Scopus)

摘要

The Bayesian Neural Network (BNN) has been widely used as speech recognition template which combines the merits of the Dynamic Programming (DP) and Hidden Markov Model (HMM) methods. However, it is computationally intensive and very costly to implement using DSP component. A single chip implementation of the BNN will drastically reduce the cost and the size of many speech recognition systems. It will also make low cost implementation of real-time speech recognition system possible. In this paper, the implementation of single BNN chip for the real-time speech recognizer is presented. Fabricated in 0.8 μm double-metal CMOS technology, the chip contains approximately 13000 transistors which occupy a 3.1×3.2 mm2 area and has been tested to be fully functional at IMS XL-60 tester.

原文English
頁面2027-2030
頁數4
出版狀態Published - 1995 十二月 1
事件Proceedings of the 1995 IEEE International Conference on Neural Networks. Part 1 (of 6) - Perth, Aust
持續時間: 1995 十一月 271995 十二月 1

Other

OtherProceedings of the 1995 IEEE International Conference on Neural Networks. Part 1 (of 6)
城市Perth, Aust
期間95-11-2795-12-01

指紋

Speech recognition
Neural networks
Hidden Markov models
Dynamic programming
Costs
Transistors
Metals

All Science Journal Classification (ASJC) codes

  • Software

引用此文

Wang, J. F., Suen, A. N., Lee, J. R., & Wu, C. H. (1995). Bayesian neural network chip design for speech recognition system. 2027-2030. 論文發表於 Proceedings of the 1995 IEEE International Conference on Neural Networks. Part 1 (of 6), Perth, Aust, .
Wang, Jhing Fa ; Suen, An Nan ; Lee, Jia Ru ; Wu, Chung Hsien. / Bayesian neural network chip design for speech recognition system. 論文發表於 Proceedings of the 1995 IEEE International Conference on Neural Networks. Part 1 (of 6), Perth, Aust, .4 p.
@conference{5168b824b10a40f781577e824f0ad1e4,
title = "Bayesian neural network chip design for speech recognition system",
abstract = "The Bayesian Neural Network (BNN) has been widely used as speech recognition template which combines the merits of the Dynamic Programming (DP) and Hidden Markov Model (HMM) methods. However, it is computationally intensive and very costly to implement using DSP component. A single chip implementation of the BNN will drastically reduce the cost and the size of many speech recognition systems. It will also make low cost implementation of real-time speech recognition system possible. In this paper, the implementation of single BNN chip for the real-time speech recognizer is presented. Fabricated in 0.8 μm double-metal CMOS technology, the chip contains approximately 13000 transistors which occupy a 3.1×3.2 mm2 area and has been tested to be fully functional at IMS XL-60 tester.",
author = "Wang, {Jhing Fa} and Suen, {An Nan} and Lee, {Jia Ru} and Wu, {Chung Hsien}",
year = "1995",
month = "12",
day = "1",
language = "English",
pages = "2027--2030",
note = "Proceedings of the 1995 IEEE International Conference on Neural Networks. Part 1 (of 6) ; Conference date: 27-11-1995 Through 01-12-1995",

}

Wang, JF, Suen, AN, Lee, JR & Wu, CH 1995, 'Bayesian neural network chip design for speech recognition system', 論文發表於 Proceedings of the 1995 IEEE International Conference on Neural Networks. Part 1 (of 6), Perth, Aust, 95-11-27 - 95-12-01 頁 2027-2030.

Bayesian neural network chip design for speech recognition system. / Wang, Jhing Fa; Suen, An Nan; Lee, Jia Ru; Wu, Chung Hsien.

1995. 2027-2030 論文發表於 Proceedings of the 1995 IEEE International Conference on Neural Networks. Part 1 (of 6), Perth, Aust, .

研究成果: Paper

TY - CONF

T1 - Bayesian neural network chip design for speech recognition system

AU - Wang, Jhing Fa

AU - Suen, An Nan

AU - Lee, Jia Ru

AU - Wu, Chung Hsien

PY - 1995/12/1

Y1 - 1995/12/1

N2 - The Bayesian Neural Network (BNN) has been widely used as speech recognition template which combines the merits of the Dynamic Programming (DP) and Hidden Markov Model (HMM) methods. However, it is computationally intensive and very costly to implement using DSP component. A single chip implementation of the BNN will drastically reduce the cost and the size of many speech recognition systems. It will also make low cost implementation of real-time speech recognition system possible. In this paper, the implementation of single BNN chip for the real-time speech recognizer is presented. Fabricated in 0.8 μm double-metal CMOS technology, the chip contains approximately 13000 transistors which occupy a 3.1×3.2 mm2 area and has been tested to be fully functional at IMS XL-60 tester.

AB - The Bayesian Neural Network (BNN) has been widely used as speech recognition template which combines the merits of the Dynamic Programming (DP) and Hidden Markov Model (HMM) methods. However, it is computationally intensive and very costly to implement using DSP component. A single chip implementation of the BNN will drastically reduce the cost and the size of many speech recognition systems. It will also make low cost implementation of real-time speech recognition system possible. In this paper, the implementation of single BNN chip for the real-time speech recognizer is presented. Fabricated in 0.8 μm double-metal CMOS technology, the chip contains approximately 13000 transistors which occupy a 3.1×3.2 mm2 area and has been tested to be fully functional at IMS XL-60 tester.

UR - http://www.scopus.com/inward/record.url?scp=0029514615&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0029514615&partnerID=8YFLogxK

M3 - Paper

AN - SCOPUS:0029514615

SP - 2027

EP - 2030

ER -

Wang JF, Suen AN, Lee JR, Wu CH. Bayesian neural network chip design for speech recognition system. 1995. 論文發表於 Proceedings of the 1995 IEEE International Conference on Neural Networks. Part 1 (of 6), Perth, Aust, .