BSIM4 and BSIM multi-gate progress

Mohan V. Dunga, Chung Hsun Lin, Xuemei Xi, S. Chen, Darsen D. Lu, Ali M. Niknejad, Chenming Hu

研究成果: Paper

11 引文 (Scopus)

摘要

New technologies and alternate transistor structures are being developed to extend the CMOS scaling. Device models need to be developed and improved in parallel with the technology advancements to enable an efficient and quick adoption of the new technologies. Some of the recent advances in BSIM4 and BSIM Multi-gate models towards meeting this goal are presented in this paper. Improvements to the BSIM4 model include holistic stress-induced mobility enhancement model and a high-k dynamic behavior model. Preliminary results of the modeling of multi-gate architectures are also presented.

原文English
頁面658-661
頁數4
出版狀態Published - 2006 十二月 8
事件2006 NSTI Nanotechnology Conference and Trade Show - NSTI Nanotech 2006 Technical Proceedings - Boston, MA, United States
持續時間: 2006 五月 72006 五月 11

Other

Other2006 NSTI Nanotechnology Conference and Trade Show - NSTI Nanotech 2006 Technical Proceedings
國家United States
城市Boston, MA
期間06-05-0706-05-11

指紋

Transistors

All Science Journal Classification (ASJC) codes

  • Engineering(all)

引用此文

Dunga, M. V., Lin, C. H., Xi, X., Chen, S., Lu, D. D., Niknejad, A. M., & Hu, C. (2006). BSIM4 and BSIM multi-gate progress. 658-661. 論文發表於 2006 NSTI Nanotechnology Conference and Trade Show - NSTI Nanotech 2006 Technical Proceedings, Boston, MA, United States.
Dunga, Mohan V. ; Lin, Chung Hsun ; Xi, Xuemei ; Chen, S. ; Lu, Darsen D. ; Niknejad, Ali M. ; Hu, Chenming. / BSIM4 and BSIM multi-gate progress. 論文發表於 2006 NSTI Nanotechnology Conference and Trade Show - NSTI Nanotech 2006 Technical Proceedings, Boston, MA, United States.4 p.
@conference{f26317ee0b3e4b36b9638155ab01f197,
title = "BSIM4 and BSIM multi-gate progress",
abstract = "New technologies and alternate transistor structures are being developed to extend the CMOS scaling. Device models need to be developed and improved in parallel with the technology advancements to enable an efficient and quick adoption of the new technologies. Some of the recent advances in BSIM4 and BSIM Multi-gate models towards meeting this goal are presented in this paper. Improvements to the BSIM4 model include holistic stress-induced mobility enhancement model and a high-k dynamic behavior model. Preliminary results of the modeling of multi-gate architectures are also presented.",
author = "Dunga, {Mohan V.} and Lin, {Chung Hsun} and Xuemei Xi and S. Chen and Lu, {Darsen D.} and Niknejad, {Ali M.} and Chenming Hu",
year = "2006",
month = "12",
day = "8",
language = "English",
pages = "658--661",
note = "2006 NSTI Nanotechnology Conference and Trade Show - NSTI Nanotech 2006 Technical Proceedings ; Conference date: 07-05-2006 Through 11-05-2006",

}

Dunga, MV, Lin, CH, Xi, X, Chen, S, Lu, DD, Niknejad, AM & Hu, C 2006, 'BSIM4 and BSIM multi-gate progress', 論文發表於 2006 NSTI Nanotechnology Conference and Trade Show - NSTI Nanotech 2006 Technical Proceedings, Boston, MA, United States, 06-05-07 - 06-05-11 頁 658-661.

BSIM4 and BSIM multi-gate progress. / Dunga, Mohan V.; Lin, Chung Hsun; Xi, Xuemei; Chen, S.; Lu, Darsen D.; Niknejad, Ali M.; Hu, Chenming.

2006. 658-661 論文發表於 2006 NSTI Nanotechnology Conference and Trade Show - NSTI Nanotech 2006 Technical Proceedings, Boston, MA, United States.

研究成果: Paper

TY - CONF

T1 - BSIM4 and BSIM multi-gate progress

AU - Dunga, Mohan V.

AU - Lin, Chung Hsun

AU - Xi, Xuemei

AU - Chen, S.

AU - Lu, Darsen D.

AU - Niknejad, Ali M.

AU - Hu, Chenming

PY - 2006/12/8

Y1 - 2006/12/8

N2 - New technologies and alternate transistor structures are being developed to extend the CMOS scaling. Device models need to be developed and improved in parallel with the technology advancements to enable an efficient and quick adoption of the new technologies. Some of the recent advances in BSIM4 and BSIM Multi-gate models towards meeting this goal are presented in this paper. Improvements to the BSIM4 model include holistic stress-induced mobility enhancement model and a high-k dynamic behavior model. Preliminary results of the modeling of multi-gate architectures are also presented.

AB - New technologies and alternate transistor structures are being developed to extend the CMOS scaling. Device models need to be developed and improved in parallel with the technology advancements to enable an efficient and quick adoption of the new technologies. Some of the recent advances in BSIM4 and BSIM Multi-gate models towards meeting this goal are presented in this paper. Improvements to the BSIM4 model include holistic stress-induced mobility enhancement model and a high-k dynamic behavior model. Preliminary results of the modeling of multi-gate architectures are also presented.

UR - http://www.scopus.com/inward/record.url?scp=33845225375&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=33845225375&partnerID=8YFLogxK

M3 - Paper

AN - SCOPUS:33845225375

SP - 658

EP - 661

ER -

Dunga MV, Lin CH, Xi X, Chen S, Lu DD, Niknejad AM 等. BSIM4 and BSIM multi-gate progress. 2006. 論文發表於 2006 NSTI Nanotechnology Conference and Trade Show - NSTI Nanotech 2006 Technical Proceedings, Boston, MA, United States.