Cell delay fault testing for iterative logic arrays

Shyue Kung Lu, Cheng Wen Wu, Ruei Zong Hwang

研究成果: Article同行評審

10 引文 斯高帕斯(Scopus)

摘要

C-testable iterative logic arrays for cell-delay faults are proposed. A cell delay fault occurs if and only if an input transition can not be propagated to the cell's output through a path in the cell in a specified clock period. The set of single-path propagation, hazard-free robust tests that completely check all the paths in a cell is first derived, and then necessary conditions for sending this test set to each cell in the array and simultaneously propagating the fault effects to the primary outputs are given. Test set minimization can be solved in a similar way as for the fault cover problem. We use the pipelined array multiplier as an example, and show that it is C-testable with 214 two-pattern tests. With a small number of additional patterns, all the combinational faults can be detected pseudoexhaustive.

原文English
頁(從 - 到)311-316
頁數6
期刊Journal of Electronic Testing: Theory and Applications (JETTA)
9
發行號3
DOIs
出版狀態Published - 1996 一月 1

All Science Journal Classification (ASJC) codes

  • 電氣與電子工程

指紋

深入研究「Cell delay fault testing for iterative logic arrays」主題。共同形成了獨特的指紋。

引用此