Characteristics of lock-in thermography signal from solder bump cracking in wafer-level chip scale packaging for internet of things applications

I. Chih Wu, Yu Jung Huang, Min Haw Wang, Ling Sheng Jang

研究成果: Article

摘要

Internet of Things (IoT) devices are increasingly incorporating miniature multilayered integrated architectures. However, the localization of faults in the interconnection of solder bumps remains challenging. The problem of solder bump cracking (SBC), which causes failure of interconnections subjected to evaluation of board-level reliability (BLR) in wafer-level chip scale packaging (WLCSP) for IoT applications, is studied. Lock-in thermography (LIT) monitoring is a promising method for failure analysis (FA) of SBC. This method makes use of indium-antimonide (InSb) as the infrared (IR) sensor. In this study, we characterized the drop test behavior of WLCSP and the critical units located at the printed circuit board (PCB) center. LIT is shown to enable the detection of the fault location between the IoT chip and PCB in complex daisy chain interconnections, and more accurate detection as a result of applying LIT to thermal imaging for the resistive openings of SBC is discussed. The experimental results show that the employment of LIT enhances the visibility of the resistive openings. The analysis method can also be extended to shorts or leakage currents in thermally active failures, especially in packaged semiconductors.

原文English
頁(從 - 到)833-843
頁數11
期刊Sensors and Materials
30
發行號4
DOIs
出版狀態Published - 2018 一月 1

All Science Journal Classification (ASJC) codes

  • Instrumentation
  • Materials Science(all)

指紋 深入研究「Characteristics of lock-in thermography signal from solder bump cracking in wafer-level chip scale packaging for internet of things applications」主題。共同形成了獨特的指紋。

  • 引用此