@article{d67ad6348dbb4d4d85d09dc3d9dbd62d,
title = "Chemical oxide interfacial layer for the high-k-last/gate-last integration scheme",
abstract = "The authors propose a high-k-last with gate-last integration scheme with a chemical oxide interfacial layer (IL). It was found that chemical oxide IL could form Hf-silicate at the high-k/\hbox{IL} interface so as to provide us a larger effective k value and a smaller equivalent oxide thickness (EOT). It was also found that the larger leakage current density for the samples with chemical oxide IL could be effectively suppressed by postdeposition annealing (PDA). Furthermore, it was found that PDA-induced larger EOT could be reduced by optimizing the metal gate stack.",
author = "Chen, {Ying Tsung} and Fu, {Ssu I.} and Chiang, {Wen Tai} and Lin, {Chien Ting} and Tsai, {Shih Hung} and Wang, {Shao Wei} and Chang, {Shoou Jinn}",
note = "Funding Information: Manuscript received March 24, 2012; accepted April 6, 2012. Date of publication May 24, 2012; date of current version June 22, 2012. This work was supported in part by the Advanced Optoelectronic Technology Center, in part by the Center for Micro/Nano Science and Technology, National Cheng Kung University, under projects from the Ministry of Education, Taiwan, and in part by the Bureau of Energy, Ministry of Economic Affairs of Taiwan, under Contract 100-D0204-6. The review of this letter was arranged by M. {\"O}stling.",
year = "2012",
doi = "10.1109/LED.2012.2195292",
language = "English",
volume = "33",
pages = "946--948",
journal = "IEEE Electron Device Letters",
issn = "0741-3106",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "7",
}