TY - JOUR
T1 - Data Science for Delamination Prognosis and Online Batch Learning in Semiconductor Assembly Process
AU - Hung, Shao Yen
AU - Lee, Chia Yen
AU - Lin, Yung Lun
N1 - Funding Information:
Manuscript received May 12, 2019; revised November 19, 2019; accepted November 21, 2019. Date of publication November 28, 2019; date of current version February 6, 2020. This work was supported in part by the Ministry of Science and Technology, Taiwan, under Grant MOST106-2218-E-031-001. Recommended for publication by Associate Editor C. Basaran. (Corresponding author: Chia-Yen Lee.) The authors are with the Institute of Manufacturing Information and Systems, National Cheng Kung University, Tainan 701, Taiwan (e-mail: skydome20@gmail.com; cylee@mail.ncku.edu.tw; melo15best@hotmail.com).
Publisher Copyright:
© 2011-2012 IEEE.
PY - 2020/2
Y1 - 2020/2
N2 - The transformation of wafers into chips is a complex manufacturing process involving literally thousands of equipment parameters. Delamination, a leading cause of defective products, can occur between die and epoxy molding compound (EMC), epoxy and substrate, lead frame and EMC, and so on. Troubleshooting is generally on a case-by-case basis and is both time-consuming and labor-intensive. We propose a three-phase data science (DS) framework for process prognosis and prediction. The first phase is for data preprocessing. The second phase uses least absolute shrinkage and selection operator (LASSO) regression and stepwise regression to identify the key variables affecting delamination. The third phase develops a backpropagation neural network (BPNN), support vector regression (SVR), partial least squares (PLS), and gradient boosting machine (GBM) to predict the ratio of the delamination area in a die. We also investigate the imbalance between a false positive rate and a false negative rate after quality classification with BPN and GBM models to improve the tradeoff between the two types of risks. We conducted an empirical study of a semiconductor manufacturer, and the results show that the proposed framework provides an effective delamination prediction supporting the troubleshooting. In addition, for online prediction, it is necessary to determine the batch size for the timing of retraining the model, and we suggest the cost-oriented method to solve the issue.
AB - The transformation of wafers into chips is a complex manufacturing process involving literally thousands of equipment parameters. Delamination, a leading cause of defective products, can occur between die and epoxy molding compound (EMC), epoxy and substrate, lead frame and EMC, and so on. Troubleshooting is generally on a case-by-case basis and is both time-consuming and labor-intensive. We propose a three-phase data science (DS) framework for process prognosis and prediction. The first phase is for data preprocessing. The second phase uses least absolute shrinkage and selection operator (LASSO) regression and stepwise regression to identify the key variables affecting delamination. The third phase develops a backpropagation neural network (BPNN), support vector regression (SVR), partial least squares (PLS), and gradient boosting machine (GBM) to predict the ratio of the delamination area in a die. We also investigate the imbalance between a false positive rate and a false negative rate after quality classification with BPN and GBM models to improve the tradeoff between the two types of risks. We conducted an empirical study of a semiconductor manufacturer, and the results show that the proposed framework provides an effective delamination prediction supporting the troubleshooting. In addition, for online prediction, it is necessary to determine the batch size for the timing of retraining the model, and we suggest the cost-oriented method to solve the issue.
UR - http://www.scopus.com/inward/record.url?scp=85079480266&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=85079480266&partnerID=8YFLogxK
U2 - 10.1109/TCPMT.2019.2956485
DO - 10.1109/TCPMT.2019.2956485
M3 - Article
AN - SCOPUS:85079480266
SN - 2156-3950
VL - 10
SP - 314
EP - 324
JO - IEEE Transactions on Components, Packaging and Manufacturing Technology
JF - IEEE Transactions on Components, Packaging and Manufacturing Technology
IS - 2
M1 - 8917675
ER -