Dependence of DC parameters on layout and low-frequency noise behavior in strained-si nMOSFETs fabricated by stress-memorization technique

Yao Tsung Huang, San Lein Wu, Shoou Jinn Chang, Cheng Wen Kuo, Ya Ting Chen, Yao Chin Cheng, Osbert Cheng

研究成果: Article同行評審

7 引文 斯高帕斯(Scopus)

摘要

The impact of stress-memorization technique (SMT)-induced tensile strain on the layout dependence of nMOSFET characteristics is investigated. It is found that the incorporation of the SMT process provides up to 12% improvement in transconductance and 9% enhancement in on-state current for nMOSFETs with a source/drain length (LS/D) of 1.76 μmand W = 0.5. The characteristics of the SMT device become more sensitive to the layout geometry as LS/D and W are down to 0.5 and 0.25 μm, respectively. Moreover, low-frequency measurements reveal that the interface quality of the SMT device is the same as that of the control devices. Furthermore, it is found that the mechanism of 1 noise in the SMT device can be properly interpreted by the unified model.

原文English
文章編號5439695
頁(從 - 到)500-502
頁數3
期刊IEEE Electron Device Letters
31
發行號5
DOIs
出版狀態Published - 2010 5月

All Science Journal Classification (ASJC) codes

  • 電子、光磁材料
  • 電氣與電子工程

指紋

深入研究「Dependence of DC parameters on layout and low-frequency noise behavior in strained-si nMOSFETs fabricated by stress-memorization technique」主題。共同形成了獨特的指紋。

引用此