Design of a low power architecture for CABAC encoder in H.264

Chien Chung Kuo, Sheau-Fang Lei

研究成果: Conference contribution

5 引文 斯高帕斯(Scopus)

摘要

In this paper, we propose a low power architecture for the implementation of context based adaptive binary arithmetic coding (CABAC) system in H.264. CABAC needs to have the accurate probability estimations for most probable symbol (MPS) to enhance higher compression ratio. This data compression efficiency can be implicitly achieved by iteratively updating probability models stored in the embedded memory for hardware design. Therefore the design of the memory hierarchy and the suitable architecture is an important issue so that the power consumption can be kept low caused by memory accesses for iteratively executing arithmetic coding operations. To address the low power consideration for designing a CABAC encoder, we propose the architecture by using variable length tag cache memory scheme and pipeline structure. The simulation results show that our proposed architecture can achieve 50% power consumption saving, and throughput can be higher than 200Mbps.

原文English
主出版物標題APCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems
頁面243-246
頁數4
DOIs
出版狀態Published - 2006 十二月 1
事件APCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems - , Singapore
持續時間: 2006 十二月 42006 十二月 6

出版系列

名字IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS

Other

OtherAPCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems
國家/地區Singapore
期間06-12-0406-12-06

All Science Journal Classification (ASJC) codes

  • 工程 (全部)

指紋

深入研究「Design of a low power architecture for CABAC encoder in H.264」主題。共同形成了獨特的指紋。

引用此