Economic analysis of built-in self-test for logic and memory cores

J.-M. Lu , Cheng-Wen Wu

研究成果: Conference contribution

原文English
主出版物標題10th VLSI Design/CAD Symposium
出版地Nantou
頁面203-206
出版狀態Published - 1999 八月

引用此